Low-Power Amplifier-Discriminators for High Time Resolution Detection

Matthieu Despeisse, Pierre Jarron, Francis Anghinolfi, Sakari Tiuraniemi, Fadmar Osmic, Petra Riedler, Alexander Kluge, and Augusto Ceccucci

Abstract—Low-power amplifier-discriminators based on a so-called NINO architecture have been developed with high time resolution for the readout of radiation detectors. Two different circuits were integrated in the NINO13 chip, processed in IBM 130 nm CMOS technology. The LCO version (Low Capacitance and consumption Optimization) was designed for potential use as front-end electronics in the Gigatrack of the NA62 experiment at CERN. It was developed as pixel readout for solid-state pixel detectors to permit minimum ionizing particle detection with less than 180 ps rms resolution per pixel on the output pulse, for power consumption below 300 μW per pixel. The HCO version (High Capacitance Optimization) was designed with 4 mW power consumption per channel to provide timing resolution below 20 ps rms on the output pulse, for charges above 10 fC. Results presented show the potential of the LCO and HCO circuits for the precise timing readout of solid-state detectors, vacuum tubes or gas detectors, for applications in high energy physics, biosciences or medical imaging.

Index Terms—CMOS circuits, detector instrumentation, fluorescence spectroscopy, high energy physics instrumentation, photodetectors.

I. INTRODUCTION

The quest of knowledge in High Energy Physics (HEP) requires constant improvement of radiation detectors time-resolution (now in the range of tens of picoseconds). The most stringent time requirements are met for detectors measuring the transit-time of relativistic particles in order to identify the particles momentum and energy. This particle identification technique is done with Time Of Flight detectors (TOF), such as the TOF detector of the ALICE experiment at CERN. This detector comprises Multi-gap Resistive Plate Chambers (MRPCs) [1] read out by electronic circuits called NINO. These front-end channels produce Low Voltage Differential Signals (LVDS) with less than 25 ps rms time jitter [2] and are read-out by time to digital converters [3]. An overall time-resolution of about 50 ps rms is achieved with this readout [4]. For future experiments, TOF detectors with ultra high-time resolution below 10 ps could moreover be expected with the use of Micro-Channel Plate detectors (MCP) and dedicated electronics, as already shown in [5].

In addition, higher time-resolution also has to be achieved with solid-state particle detectors, in order to be combined with high spatial resolution, radiation hardness and material budget. This will be mandatory for tracking in different future experiments to be built [6], as for example in the NA62 experiment at CERN. This experiment proposes to measure the very rare kaon decay \(K^+ \rightarrow \pi^+ \pi^0 \pi^-\) at the CERN SPS [7] and requires tracking of the 400 GeV/c proton beam with 1 GHz total rate within minimum material budget. This so-called “Gigatrack” [8] will comprise hybrid pixel detectors with a pixel size of 300 × 300 μm². It will provide measurements of beam particles direction, momentum and time with a resolution below 150 ps rms in order to separate close-in-time tracks with good efficiency. However, while solid-state hybrid pixel detectors have reduced in the last decade position resolutions down to a few tens of microns, their time resolution hasn’t kept pace and needs to be improved. In comparison to standard pixel detectors, different electronic architectures have to be developed to build a time-resolved pixel detector. The readout chip has thus to integrate low-power high time-resolution amplifier-discriminators in each pixel and to perform internal time to digital conversion of the timing information delivered by each pixel. In that way, digital information of the time and position of each track can be driven out of the pixel detector. In this context, we have studied the possibility to integrate in each pixel of such detector a circuit based on the NINO architecture successfully used in the ALICE experiment. However, complete re-design of the circuit had to be done to implement this architecture as front end readout of pixel detectors. This involved dramatic reduction of power consumption (2 orders of magnitude) and strong reduction of noise and of minimum detectable charge (1 order of magnitude). These reductions are potentially attainable thanks to the low detector capacitances involved in pixel detectors (few hundred femtofarads compared to few picofarads for vacuum tubes or gas detectors). This developed circuit, referred to as LCO (Low Capacitance Consumption Optimization), is integrated in the NINO13 chip designed in a 130 nm CMOS technology.

Improvement of the radiation detection time-resolution is also required for medical imaging and biotechnologies, and the different time-resolved techniques developed for HEP already proved to have a high potential for such applications. The NINO circuit developed for the ALICE experiment [2] already showed interesting potential for the readout of solid-state photon detectors for Positron Emission Tomography (PET) [9]. It also permits to readout MCP photomultipliers and to enhance performance in event timing and detector throughput for photon counting [10]. Applications in life science utilizing time resolved spectroscopy, particularly in the growing field of proteomics, could greatly benefit from these performance enhancements [10]. A second circuit based on the NINO architecture was thus developed to address multi-channel very high
TABLE I

PERFORMANCE OF THE NINO CIRCUIT IN 250 NM CMOS TECHNOLOGY

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peaking time</td>
<td>1 ns</td>
</tr>
<tr>
<td>Noise (with detector)</td>
<td>&lt; 5000 e⁻rms</td>
</tr>
<tr>
<td>Front edge time jitter</td>
<td>10 to 25 ps rms</td>
</tr>
<tr>
<td>Power consumption</td>
<td>30 mW/channel</td>
</tr>
<tr>
<td>Discriminator threshold</td>
<td>20 to 100 fC</td>
</tr>
<tr>
<td>Input resistance</td>
<td>30 to 100 Ω</td>
</tr>
</tbody>
</table>

II. THE NINO LOW-POWER AMPLIFIER DISCRIMINATOR

The LCO and HCO amplifier-discriminators that we designed are based on the so-called NINO architecture, which was first implemented in a 0.25 μm CMOS technology. Performances of this first circuit based on the specific NINO technique are summarized in Table I and detailed in [2].

This readout technique, detailed in [2] and shown in Fig. 1, is fully differential in order to obtain a large immunity against power supply noise and ground noise and the circuit can be efficiently used in differential or single ended mode.

The input currents are sensed by the input current-to-voltage converter which is based on a balanced common gate cascode stage, enabling a low input resistance on each circuit input [2]. For the readout of MRPC or of photomultipliers, which have high capacitance (> 2 pF), this low input resistance (down to 30 Ω for the HCO circuit) permits to achieve high bandwidth, low crosstalk and to minimize signal reflection (by matching the circuit input to the resistance of the transmission line connecting the detector to the circuit). In pixel detectors, connection of the sensor to the circuit is via a bump bond and the load capacitance is of few hundreds femtofarads so that a higher input resistance can be used (around 2 kΩ for the LCO circuit), lowering the power consumption.

The transimpedance stage outputs have an imposed DC offset acting as threshold as the differential signal is then amplified by 5 cascaded differential amplifiers. These stages provide a sufficient gain to reach signal saturation so that the circuit operates as a discriminator. The threshold is set by a voltage difference applied externally on two symmetrical inputs, acting on the DC stabilization feedback circuit and setting the DC voltage difference at the output of the transimpedance stage. This low-frequency feedback circuit is also used as the common mode rejection ratio circuit. A positive loop feedback circuit can also be enabled to add a small hysteresis on the discriminator threshold. Finally, a Low Voltage Differential Signals (LVDS) driver permits to have NINO outputs compatible with any LVDS receiver.

The NINO architecture enables the generation of LVDS pulses for a given input current and can be approximated as a time over threshold technique [9]. The output pulse width increases for increasing input currents, as a result of the increasing saturation time of the differential amplifiers. Moreover, the time walk between the input signal time and the output pulse leading edge also varies as a function of the input current, decreasing for increasing charges, i.e., for increasing pulse width. These variations in the LVDS output signals are illustrated in Fig. 2 by simulation results obtained on the LCO circuit for input charges varying from 1 fC to 8 fC.

The pulse width information hence permits to retrieve the input signal charge and to correct time walk variations induced by input currents with different amplitudes (even for a large dynamic scale). The LVDS receiver has therefore to provide the timing measurement of both leading and trailing edges in order to retrieve the exact timing and the input charge.

III. NINO LCO CIRCUIT

A. Towards a Time-Resolved Pixel Detector

A challenging pixel Gigatracker system has to be developed for the NA62 experiment at CERN [8]. It will be made of 3 stations, with a surface of about 12 cm² each. Tracking will be done by hybrid pixel detectors, with a pixel cell dimension of 300 μm × 300 μm. The hit rates in the center of the beam of 50 MHz/cm² and the timing precision around 100 ps per pixel result in a large output data rate of more than 4 Gbit/s/chip. Radiation levels are expected to be 10⁶ Gy and 2 × 10¹⁴ cm⁻² 1 MeV neutron equivalent fluence each running year. In order not to degrade the momentum resolution a very low material budget of 0.45% X₀ is targeted, imposing a pixel chip thinned down to 100 μm and a thin silicon or diamond sensor (150 to
200 μm thickness), pushing the discrimination sensitivity of the front-end electronics to be around 1 fC.

The NA62 collaboration has chosen to evaluate two different architectures in the R&D phase for the development of the time-resolved pixel chip. A first architecture, the pixel TDC solution, implements both the analog and digital signal processing inside the pixel cell [11]. The other solution, the “End of Column” (EOC) architecture, integrates only the analog readout in the pixel, signals being sent via transmission lines to EOC peripheral circuits for digital processing. This second approach avoids the use of high speed clock in the active pixel array and allows minimizing the digital crosstalk and reducing the level of single event upset protection. However, this architecture imposes to transmit high speed pulses on up to 13.5 mm, while keeping timing precision to 100 ps without disturbing low noise electronics in the pixel cells.

The LCO circuit was designed to study the possibility to implement a discriminator based on the NINO architecture as front-end electronics for a time-resolved pixel detector, for use in the EOC solution. In comparison to the NINO circuit (Table I), requirements are a power consumption below 350 μW per pixel, a discrimination threshold around 1 fC and a time resolution below 150 ps rms. Circuit optimization was done in a 130 nm CMOS technology, targeting the sensor readout with a load capacitance on the channel of 300 fF (including sensor and parasitic capacitances at the circuit input). All transistors dimensions and biases were strongly reduced in comparison to the NINO circuit. For example, the width of the common gate input transistor was decreased from 640 μm down to 8 μm while the biasing current decreases from 1.5 mA to 15 μA. This strong scaling-down of the circuit permits to attain low-power consumption of 250 μW (2 orders of magnitude reduction), at the price of a higher input resistance (∼2 kΩ) whose impact on the timing performance is limited thanks to the low load capacitance. The LCO channel layout fits in 180 μm × 35 μm, leaving enough space in the pixel for the transmission lines needed for the EOC pixel chip solution. The circuit threshold is set by a voltage difference applied externally on two symmetrical inputs.

B. Electrical Characterizations

Performance of the LCO circuit was first evaluated with input currents generated by applying voltage steps to 100 fF injection capacitances integrated in the chip between the input pads and the channels inputs. The voltage pulses have 800 ps rise time and 8 ps rms time precision with respect to the generator output trigger. These tests permit to analyze the performance of the LCO circuit for a low load capacitance of around 200 fF (similar conditions of operation than expected in the NA62 pixel chip).

The time difference between the leading edge of the LVDS output pulse and the trigger output of the pulse generator is referred to as \( t_{\text{lead}} \) in the following, and the time difference between the trailing edge and the trigger as \( t_{\text{tral}} \). These time differences were measured for different input voltage amplitudes, i.e., for different input charges. For each input charge, a set of 1000 measurements of \( (t_{\text{lead}}, t_{\text{tral}}) \) was acquired, and data was recorded for charges varying from 1 fC to 10 fC. The pulse width, time-walk and time precision on both leading edge and pulse width are therefore measured. The output pulse exhibits 800 ps rising and falling times. The pulse width \( (t_{\text{tral}} - t_{\text{lead}}) \) varies from 2.5 ns for 1.5 fC input charge to 8.5 ns for 10 fC. These experimental results are shown in Fig. 3 with error bars corresponding to the pulse width uncertainty for each charge (±3σ). Results are well fitted by simulations done for a 200 fF input load capacitance.

The LCO output pulse leading edge time \( t_{\text{lead}} \) depends on the input signal amplitude, as shown in Fig. 2. All the \( t_{\text{lead}} \) time measurements acquired for the different input charges are displayed in Fig. 4 as a function of the measured pulse width, together with the mean time walk measured for each charge (i.e., mean time walk for a mean pulse width).

Time walks presented in Fig. 4 include systematic walk due to the propagation of the signal to the oscilloscope and a variable time walk \( t_{\text{lead}, \text{var}} \) due to the signal formation in the electronic channel, decreasing for increasing input current amplitude. These time variations are contained in about 2 ns for input charges varying from 1 fC to 10 fC. From the average time walk...
measured for the different input signal amplitudes, it is possible to retrieve an equation defining the average relation between time-walk variation $t_{\text{lead, var}}$ and pulse width. This relation $t_{\text{lead, var}} = f(t_{\text{trail}} - t_{\text{lead}})$ permits to obtain from the data set $(t_{\text{lead}}, t_{\text{trail}})$ the absolute $t_{\text{lead, var}}$ information. It therefore allows correcting for the time-walk variations, so that $(t_{\text{lead}} - t_{\text{lead, var}})$ is used as absolute measured time information. This technique permits to have high-time resolution even for input signals amplitude varying on a large dynamic scale.

Time precision attained with the LCO circuit is shown in Fig. 5. The time jitter on the output pulse rising edge was first retrieved from each input charge measurements. This represents the jitter measured for signals with similar charge at the circuit input (referred to as measured jitter in Fig. 5). Measurements show a time resolution of 50 ps rms for charges above 4 fC and an increasing time jitter for lower charges ($\sim 150$ ps rms at 1.5 fC). The global time precision reached with the LCO circuit for any input signal amplitude is then retrieved from the relation between mean time-walk and pulse width. The systematic time walk induced by the signal propagation time is not taken into account in this study, as we focus on the event time fluctuations. The arrival time of the signal $t_{\text{event}}$ is thus obtained from any set of data $(t_{\text{lead}}, t_{\text{trail}})$ by: $t_{\text{event}} = t_{\text{lead}} - f(t_{\text{trail}} - t_{\text{lead}})$. This permits to get the precision in the time information $t_{\text{event}}$ for any set of measurements, even with large dynamic scale in input signal amplitudes. The time walk correction technique was applied to all the raw data and the event time precision was then analyzed for each set of measurements obtained for a particular charge. This permits to estimate the uncertainty in the time information $t_{\text{event}}$ for a given input charge. The results are presented in Fig. 5 and referred to as time jitter after time walk correction.

The uncertainty in the measured and corrected time information is of about 175 ps rms for a 1.5 fC input charge and down to around 50 ps rms for charges above 4 fC. The global time precision which can be attained for a particular application will then depend on the statistical distribution of the input signals amplitude, as low charge signals exhibit higher time uncertainty than signals with a charge higher than 4 fC. Measurements presented in Fig. 5 demonstrate that for applications with event charges of 1.5 fC and more, the time precision reached by the LCO can be expected between 50 and 175 ps rms for a 200 fF capacitance.

C. Tests With a 200 $\mu$m Thick Silicon Sensor

The NA62 sensor baseline is a 200 $\mu$m thick pixelated p-in-n silicon sensor which will be bump bonded to the final pixel ASIC. A first sensor was tested, with one of the 300 $\mu$m x 300 $\mu$m pixels wire-bonded to a LCO circuit (Fig. 6). Tests were carried out using a 1060 nm pulsed laser so that free carriers are generated homogeneously through the sensor thickness, as it will be the case for the 400 GeV/c protons to be tracked in the NA62 experiment.

A fast signal creation is required for the silicon sensor so that it has to be operated close to saturation velocity. For particles creating quasi-simultaneously free carriers equally distributed all along their tracks through the sensor, the induced current will exhibit very fast rise time corresponding to the generation time of the carriers. This maximum amplitude of the signal corresponds to the maximum number of carriers drifting at their saturation velocity.

While generated carriers drift and get collected at the sensor electrodes, the induced current decreases due to the reduced amount of moving charge. The signal decay shows a fast component caused by electrons and a longer decay due to the holes (Fig. 7). The sensor is expected to provide full charge in about 4 ns when operated at saturation velocity. In our tests, the induced currents are moreover shaped by the laser pulse form. Laser pulse shapes were measured and integrated in the calculations of induced signals. These signals from the silicon sensor under the pulse excitation are displayed in Fig. 7.
The connection from the pixel diode to the circuit introduces high parasitic capacitances, as it is done via a wire bond onto a pad integrated in the chip. This bond pad has to be designed large enough to allow the wire bonding and introduces about 0.7 pF parasitics. These tests are done with higher load capacitance than it will be the case for the pixel chip. The bump-bonding of the sensor allows the design of smaller pads on the integrated circuit, leading to a parasitic capacitance of about 50 fF, for a total load capacitance of 200 to 300 fF. A simulation work was therefore done after the measurements to estimate what will be the LCO performance for a load capacitance of 200 to 300 fF.

Measurements were done for different laser biases, corresponding to different input charges (Figs. 7 and 8). For each laser bias, about 1000 measurements of the time information (t_{lead}, t_{trail}) on the output pulses were acquired. The pulse width was shown to vary from 6.5 ns to 11.5 ns for charges varying from 2 fC to 16 fC. These experimental results are well fitted by circuit simulations using the calculated signals shown in Fig. 7 and a load capacitance on the LCO circuit of 1.2 pF (Fig. 8). Further simulations were done using similar input signals but reduced load capacitances of 700 fF and 300 fF, clearly showing the strong impact of the load capacitance on the LCO performance.

An increased input capacitance slows down the input signal as it pushes the input pole to be the circuit dominant pole. The signal amplitude is thus lowered and becomes longer. High load capacitance therefore gives rise to a reduced minimum charge which can be detected and to longer output pulse width, as seen in Fig. 8. The channel noise also is increased so that together with the signal shaping it leads to higher time jitter. This is seen in Fig. 9 where measurements of the time jitter on the pulse leading edge are displayed for the different input signals, together with simulations for an input load capacitance of 1.2 pF, 700 fF and 300 fF.

The time jitter measured with the experimental set-up is thus higher than the one which will be attained in the pixel chip configuration. The simulations permit to well fit the measured data for a 1.2 pF input capacitance, so that further simulations based on the same input signals still permit to show the time jitter of the LCO circuit in the pixel chip case (i.e., for about 300 fF input capacitance). These measurements and simulations therefore show a performance of the LCO circuit, for signal shapes originating from silicon sensor operated at saturation velocity, close to the electrical characterizations previously done. It is thus possible to conclude from these different studies that the LCO circuit, in the pixel detector configuration, can provide time precision of about 170 ps rms at 1.5 fC (minimum detected charge) down to about 50 ps rms for higher charges.

Signal shape plays an important role in the minimum detected charge, in the pulse width and in time jitter. After radiation induced degradation of the sensor, ballistic effect might affect signal to noise ratio of the electronic pixel channel. Possible alternative of sensors are being studied, such as diamond sensors [12]. The LCO circuit could also be an interesting amplifier-discriminator solution for a hybrid pixel detector using 3D silicon sensors, which could also lead to higher induced signal speed [13].

IV. NINO HCO CIRCUIT

The HCO circuit was developed for the direct readout of detectors such as MRPC, MCP-PMT, or SiPM, i.e., detectors with a high capacitance of 5 pF to 20 pF, providing more than 10 fC per event, and capable of very high time resolution. This development was motivated by the successful use of the NINO chip for the readout of such detectors and for applications in high energy physics, fluorescence lifetime imaging and medical imaging. However, there is a need for these applications of a higher channel density and of lower power consumption [10] to permit multi-channel high-time resolution readout of the detectors, as the present circuit integrates 8 channels for a consumption of 20 mW per channel.

The HCO channel represents a direct optimization from a circuit. The input resistance of the HCO circuit. The input resistance of the HCO circuit. The input resistance of the HCO circuit. The input resistance of the HCO circuit. The input resistance of the HCO circuit.

The HCO channel represents a direct optimization from a 0.25 μm to a 0.13 μm CMOS technology. The transistors sizes and biases were scaled down to permit lower power consumption for similar timing performance. The HCO channel consumption is of about 5 mW, i.e., a factor 4 reduction in comparison to the 0.25 μm circuit. The input resistance of the HCO channels was kept low (around 50 Ω) because of the detectors...
Fig. 10. HCO channel output pulse width for different input charges.

Fig. 11. HCO channel: Measured and simulated time jitter on the output pulse leading edge as a function of the input charge.

The circuit is powered at 1.2 V and necessitates 2 external resistances to set the input resistance and the output current.

Electrical characterizations of the HCO were done using 1 pF injection capacitance mounted on the PCB holding the NINO13 chip, so that the tests were carried out for a load capacitance of about 4 pF. The generated test currents last about 800 ps. The HCO differential outputs are LVDS (500 mV differential pulses), with about 600 ps rising and falling times. The measured pulse widths as a function of the input charges are displayed in Fig. 10 for different circuit threshold values. A minimum charge of 10 fC can be detected, giving rise to an output pulse width of about 1.25 ns. The pulse width increases with the input charge and a pulse of 4 ns to 5 ns is seen for an input charge of 100 fC.

Timing performance of the HCO channel is shown in Fig. 11, with the time jitter measured on the output pulse leading edge as a function of the input charge.

Both circuits have LVDS outputs, with the output pulse width varying as a function of the input charge. This pulse width information permits to both retrieve the input signal amplitude and to correct for time-walk variations, so that high-time resolution can be attained even for input signals varying on a large dynamic scale. Strong scaling down of the existing circuit permitted the development of the ultra low power LCO circuit (250 µW/channel), able to readout bump-bonded silicon or diamond sensors with a time jitter between 175 and 50 ps rms. The technology change also permitted the development of the HCO channel with down to 6 ps rms time precision for 5 mW power consumption per channel. This circuit enables multi-channel readout in a more compact way for high capacitance detectors, principally for applications in biotechnologies [11] or medical imaging [10].

TABLE II

<table>
<thead>
<tr>
<th>NINO13 CHIP in 130 nm CMOS technology</th>
<th>LCO</th>
<th>HCO</th>
</tr>
</thead>
<tbody>
<tr>
<td>Performance</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power discriminator</td>
<td>250 µW/channel</td>
<td>4 mW/channel</td>
</tr>
<tr>
<td>discriminator threshold</td>
<td>1.5 to 5 fC</td>
<td>10 to 100 fC</td>
</tr>
<tr>
<td>Peaking time</td>
<td>800 ps</td>
<td>600 ps</td>
</tr>
<tr>
<td>Input resistance</td>
<td>2 kΩ</td>
<td>30 to 100 Ω</td>
</tr>
<tr>
<td>Front edge jitter</td>
<td>175 to 50 ps rms</td>
<td>25 to 6 ps rms</td>
</tr>
</tbody>
</table>
| Detectors readout                    | Time-resolved hybrid pixel detectors | MRPC, Vacuum tubes (MCP-PMT), Solid-state photodetectors (SiPM, APD…), while the LCO addresses the development of front-end electronics for a time-resolved hybrid pixel detector. Performances of the two designed circuits are summarized in Table II.

V. CONCLUSION

Low-power amplifier-discriminators based on the so-called NINO architecture were designed in a commercial 130 nm CMOS technology. This development follows the successful use of the NINO circuit designed in a 0.25 µm technology. This circuit is widely used in the Alice experiment at CERN and under development in many different other fields of applications. The two adaptations presented, the LCO and HCO circuits, prove to have interesting potential and widen the perspectives of applications of the circuit readout technique. The HCO circuit targets multi-channel readout of high capacitance detectors such as MRPC, vacuum tube detectors (MCP-PMT) or solid-state photodetectors (SiPM, APD...), while the LCO addresses the development of front-end electronics for a time-resolved hybrid pixel detector. Performances of the two designed circuits are summarized in Table II.

Both circuits have LVDS outputs, with the output pulse width varying as a function of the input charge. This pulse width information permits to both retrieve the input signal amplitude and to correct for time-walk variations, so that high-time resolution can be attained even for input signals varying on a large dynamic scale. Strong scaling down of the existing circuit permitted the development of the ultra low power LCO circuit (250 µW/channel), able to readout bump-bonded silicon or diamond sensors with a time jitter between 175 and 50 ps rms. The technology change also permitted the development of the HCO channel with down to 6 ps rms time precision for 5 mW power consumption per channel. This circuit enables multi-channel readout in a more compact way for high capacitance detectors, principally for applications in biotechnologies [11] or medical imaging [10].

ACKNOWLEDGMENT

The authors would like to thank Serge Poundjou for his work on the NINO architecture, Ian Mc Gill and Rui De Oliveira for their work permitting the connection of the silicon sensor to the NINO circuit, and Victor Coco for his help.
REFERENCES


[8] G. Dellacasa et al., Pixel Readout Architecture for the NA62 Giga-


lished.

