


example project to interface to M6800-style peripheral

- OLED display control project:
 - https://code.google.com/p/idlab-general/source/browse/universal_eval/OLED_display/
- clock_enable_generator:
 - http://code.google.com/p/idlab-scrod/source/browse/SCROD-boardstack/new_daq_interface/src/utilities/clock_enable_generator.vhd




example interface: OLED display (M6800)

- page 5 of datasheet:
 - shows four interface options
- page 10:
 - shows signal descriptions

MPU Interface Pin Assignment Summary

Bus Interface	Data/Command Interface						Control Signals							
	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W	/CS	D/C	/RES	
8-bit 6800	D[7:0]									E	R/W	/CS	D/C	/RES
8-bit 8080	D[7:0]									/RD	/WR	/CS	D/C	/RES
3-wire SPI	Tie LOW					NC	SDIN	SCLK	Tie LOW	/CS	Tie LOW	/RES		
4-wire SPI	Tie LOW					NC	SDIN	SCLK	Tie LOW	/CS	D/C	/RES		

Wiring Diagrams



6800-MPU Parallel Interface

The parallel interface consists of 8 bi-directional data pins, R/W, D/C, E, and /CS. A LOW on R/W indicates write operation, and HIGH on R/W indicates read operation. A LOW on D/C indicates "Command" read or write, and HIGH on D/C indicates "Data" read or write. The E input serves as data latch signal, while /CS is LOW. Data is latched at the falling edge of E signal.

Function	E	R/W	/CS	D/C
Write Command	↓	0	0	0
Read Status	↓	1	0	0
Write Data	↓	0	0	1
Read Data	↓	1	0	1


OLED display timing

- page 51 of display controller's datasheet

($V_{DD} - V_{SS} = 2.4$ to $2.6V$, $V_{DDIO} = 1.6V$, $V_{CI} = 3.3V$, $T_A = 25^\circ C$)


Symbol	Parameter	Min	Typ	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (read)	120	-	-	ns
	Chip Select Low Pulse Width (write)	60	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns

Figure 13-1 : 6800-series MCU parallel interface characteristics




OLED timing diagram (original)

Figure 13-1 : 6800-series MCU parallel interface characteristics




OLED timing diagram (ignore irrelevant parts)

Figure 13-1 : 6800-series MCU parallel interface characteristics




OLED timing diagram (annotate with min/max constraints)

Figure 13-1 : 6800-series MCU parallel interface characteristics




OLED timing diagram (make adjustments to simplify)

Figure 13-1 : 6800-series MCU parallel interface characteristics




OLED display control loop

```
ra\OLED_display\ise-project\OLED_display.xise - [OLED_display.vhdl]
Help
[Icons]
if (transaction_required = '1') then
  if (individual_transaction_counter < 10) then           -- total 300 ns cycle time
                                                         -- (takes a cycle to get here from elsewhere)
    transaction_in_progress <= '1';
    if (individual_transaction_counter < 1) then         -- itc = 0 (for 25 ns)
      internal_sync <= not internal_sync;
      internal_enable <= '1';
    elsif (individual_transaction_counter < 4) then     -- itc = 1, 2, 3 (for 75 ns)
      internal_chip_select <= '1';
    else                                               -- itc = 4, 5, 6, 7, 8, 9 (for 150 ns)
      internal_chip_select <= '0';
      internal_enable <= '0';
    end if;
    individual_transaction_counter <= individual_transaction_counter + 1;
  else                                               -- itc = 10 (for 25 ns)
    transaction_required <= '0';
    transaction_in_progress <= '0';
    individual_transaction_counter <= (others => '0');
  end if;
end if;
```




testbench / simulation




scope traces

MSO-X 2024A, MY53280216: Thu May 08 04:24:18 2014




MSO-X 2024A, MY53280216: Thu May 08 07:35:31 2014



OLED timing diagram (verify met all requirements)

Figure 13-1 : 6800-series MCU parallel interface characteristics



advice

```
entity Xample is
  generic (
    constant mywidth : integer := 8
  );
  port (
    clock      : in   std_logic;
    data_bus   : inout std_logic_vector(mywidth-1 downto 0);
    parity     : out  std_logic
  );
end entity Xample;
```

- use constants where possible:

- to reduce instances of “magic numbers:”

- constant mywidth : integer := integer(ceil(log2(1300.0)));

- for future expandability:

- signal mycounter : unsigned(mywidth-1 downto 0);

- better yet, use generics!

- don't be intimidated by the flurry of messages that go by as it compiles

- pay attention to the warnings that are *your* fault; these are clues as to what you are doing wrong

```
pgen : entity work.Xample
  generic map (
    mywidth => db_width
  )
  port map (
    clock      => clk,
    data_bus   => data,
    parity     => par
  );
end pgen;
```

warning messages

```

666
667 *****
668 Generating Clock Report
669 *****
670
671 +-----+-----+-----+-----+-----+-----+
672 |      Clock Net      | Resource | Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
673 +-----+-----+-----+-----+-----+-----+
674 | clock_150_BUF0P    | BUF0MUX5| No   | 62 | 0.019 | 1.033 |
675 +-----+-----+-----+-----+-----+-----+
676
677 * Net Skew is the difference between the minimum and maximum routing
678 only delays for the net. Note this is different from Clock Skew which
679 is reported in TRCE timing report. Clock Skew is the difference between
680 the minimum and maximum path delays which includes logic delays.
681
682 * The fanout is the number of component pins not the individual BEL loads,
683 for example SLICE loads not FF loads.
684
685 Timing Score: 304773 (Setup: 304773, Hold: 0, Component Switching Limit: 0)
686
687 WARNING:Par:468 - Your design did not meet timing. The following are some suggestions to assist you to
688 meet timing in
689 your design.
690
691 Review the timing report using Timing Analyzer (In ISE select "Post-Place &
692 Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each
693 constraint.
694
695 Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals &
696 Strategies) to
697 ensure the best options are set in the tools for timing closure.
698
699 Use the Xilinx "SmartXplorer" script to try special combinations of
700 options known to produce very good results.
701
702 Visit the Xilinx technical support web at http://support.xilinx.com and go to
703 either "Troubleshoot->Tech Tips->Timing & Constraints" or "
704 TechXclusives->Timing Closure" for tips and suggestions for meeting timing
705 in your design.
706
707 Asterisk (*) preceding a constraint indicates it was not met.
708 This may be due to a setup or hold violation.
709
710 +-----+-----+-----+-----+-----+-----+
711 | Constraint          | Check   | Worst Case | Best Case | Timing | Timing |
712 |                    |        | Slack      | Achievable| Errors | Score  |
713 +-----+-----+-----+-----+-----+-----+
714 | * ts_clock_150 = PERIOD TIMEGRP "clock_150" | SETUP  | -7.488ns| 14.155ns| 106|
715 | 304773              |        |          |          |     |
716 | 6.667 ns HIGH 50%  | HOLD   | 0.891ns|          | 0|
717 | 0                  |        |          |          |     |
718 +-----+-----+-----+-----+-----+-----+
719
720 1 constraint not met.
721
722 Generating Pad Report.
723 All signals are completely routed.
724
725 Total REAL time to PAR completion: 15 secs
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759 *****
760 Generating Clock Report
761 *****
762
763 +-----+-----+-----+-----+-----+-----+
764 |      Clock Net      | Resource | Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
765 +-----+-----+-----+-----+-----+-----+
766 | clock_40_BUF0P     | BUF0MUX0| No   | 71 | 0.020 | 1.034 |
767 +-----+-----+-----+-----+-----+-----+
768
769 * Net Skew is the difference between the minimum and maximum routing
770 only delays for the net. Note this is different from Clock Skew which
771 is reported in TRCE timing report. Clock Skew is the difference between
772 the minimum and maximum path delays which includes logic delays.
773
774 * The fanout is the number of component pins not the individual BEL loads,
775 for example SLICE loads not FF loads.
776
777 Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

more advice

- don't use up all the global clocks; use a single clock and distribute clock enables with the appropriate duty cycles
- read through coding recommendations from Xilinx (and follow them!):
 - http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/sim.pdf
 - http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/xst_v6s6.pdf
- if possible, use someone else's *working* code
- build things one at a time and **test them!**

parting words...

- A complex system that works is invariably found to have evolved from a simple system that worked. A complex system designed from scratch never works and cannot be patched up to make it work. You have to start over with a working simple system. – John Gall (1975)