

2014-11-17 fabricated carrier revE
2014-12-18 assembled 36 carrier revE
2015-02 started work on carrier revE2
pull MI06 down instead of up to get PLL to start on bootup with default xilinx autogenerated scripts
2015-04-20 carrier revE3:
fixed wiring for ADCs
pin D4 (MI036) shorted to GND to identify this as the revE3
answer record 52013 implies that it may be the fact that carrier0's PS_SRST_B stays low after PS_POR_B goes inactive that is the problem
2016 sometime: carrier "revE4" was fabbed by modifying the gerbers directly, which resulted in a bunch of unwanted circular copper features on the fabbed boards
2017-01-09 carrier revE5:
pin D4 (MI036) shorted to 2.5V to identify this as the revF
2018-05:
replaced pogo pin assemblies with ERF8-040 connectors
removed first stage of amplification/shaping
replaced vped buffer with a simpler circuit
take a spare output from the second fanout and put it through a lvds-to-ttl buffer and then to a test point

http://www.phys.hawaii.edu/~mza/PCB/TOP/carriers/index.html#carrierrevE2
http://www.phys.hawaii.edu/~mza/PCB/XRM/index.html

C	=	0.1	uF	R	=	10k
CA	=	4.7	uF	RA	=	23.2
CB	=	47	uF ???	RB	=	100
CC	=	10	nF	RC	=	2
CD	=	100	uF ???	RD	=	28k, 24.4k, 12k, 13.7k, e
CF	=	330	uF polarized "E"/"D"	RE	=	300
CG	=	0.1	uF	RF	=	40.2k
CH	=	10	uF 0603	RG	=	121k
CJ	=		270 pF	RH	=	12k
CK	=		12 pF	RJ	=	16k
CL	=	22	uF 0603	RK	=	7.150k
CM	=		100 pF	RL	=	1k
CN	=	0.47	uF	RM	=	196k
CP	=	1	nF	RN	=	61.9k
CQ	=	1	uF	RP	=	20k
CR	=	220	pF	RQ	=	174
CS	=	47	nF	RR	=	13.7k
CT	=	10	nF 0201	RS	=	4.7k
this list needs to be revised				RT	=	50
				RU	=	7.5k
				RV	=	69.8
				RW	=	14k
				RY	=	350
				RZ	=	604
				RAA	=	5
				RAB	=	5
				RAC	=	1k
				RAD	=	1k
				RAE	=	69.8
				RAF	=	50
				RAG	=	20
				RAH	=	365
				RAJ	=	54.9
				RAK	=	499
				RAL	=	23.2
				RAM	=	3.57k
				RAN	=	5.76k

some are 0201 now... - this list needs to be revised

reminders / notes:
we consider ourselves "carrier0" and the board below to be "SCROD" and the board above to be "carrier1" etc


common pitfalls:
can program S818 fanout, but never see SST clocks - SCROD revB needs jumper from AG24 (in breadboard area) to T3.92

institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	carrier
revision:	F
IDLAB design #:	IDL_18_001
circuit design:	MZA, GV, KAN, GSV
PCB design:	MZA, GV
sheet #:	1 of 16
sheet description:	NOTES
date last modified:	2017-06-19


things to do for next carrier revision: _____
add zero ohm resistor to bussed reset carriers line so we can have the option of not installing it
R6 should pull up to 2V5 instead of 2P5PSPL to stop POR/SRST shenanigans

0.47uF cap on each FPGA bank voltage, as well as the three GTX supply lines
drive mio[2] (jtag mode select) appropriately (independent mode at power-up so PL can deliver PS_CLOCK)

1.2 to 1.8 or 1.2 to 3.3 for each VCC0










these two traces must be equal length (ug476 page 295)


ug476 page 294 says quad/bank 112 must be powered





sneaky place for the 17th analog input.,

Vcc_adc = 1.8V @ 25 mA



2 V terminated into 50 Ohms = 80 mw

this biases the cal lines to 2.5V, as required by the pin diode distribution scheme

institution: University of Hawai'i at Manoa
High Energy Physics Group
Instrumentation Development Lab

```

        title:   carrier
    revision:    F
IDLAB design #: IDL_18_001
circuit design: MZA, GV, KAN, GSW
    PCB design:  MZA, GV


```

```


sheet #:      6 of 16
sheet description: JTAG_MISCELLANEOUS
date last modified: 2017-06-19




```


banks 34, 35 are 1.8V; the rest are 2.5V







institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	carrier
revision:	F
IDLAB design #:	IDL_18_001
circuit design:	MZA, GV, KAN, GSV
PCB design:	MZA, GV
sheet #:	8 of 16
sheet description:	PL_CONNECTIONS_FPGA
date last modified:	2017-06-19





institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	carrier
revision:	F
IDLAB design #:	IDL_18_001
circuit design:	MZA, GV, KAN, GSV
PCB design:	MZA, GV
sheet #:	10 of 16
sheet description:	AMPS_ASIC0
date last modified:	2017-06-19





institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	carrier
revision:	F
IDLAB design #:	IDL_18_001
circuit design:	MZA, GV, KAN, GSV
PCB design:	MZA, GV
sheet #:	13 of 16
sheet description:	ASIC2
date last modified:	2017-06-19

