

progress / timeline:
2013-11 (mechanical mockup):
2014- fabricated 20 boards
2014- assembled 4 boards (2 sans FPGA)
2014- assembled 12 more boards
2014-12-23 started on SCROD revB2 (see SCROD revB schematic for older notes)

things done for SCROD revB2:
change R40 to DNI and R41 to 10k; DNI R39 and Q30; install 0603 0 Ohm from G to D of Q30; this changes the polarity of the signal going to the carrier
add 0.1uF cap to DDR_VREF0 and DDR_VREF1 (could potentially throw down a cap for two of the resistors RL8-11...)
disable 4V regulator unless all three RAW voltages are present; or just add pull-down to the shutdown pin
wire QSPI RESET pins to the PS AND PL ARE POWERED signal
add decoupling caps near LVDS and FFs feeding PS_CLOCK input
wire reset clock divider signal to a PL pin to synchronize clocks (AG24)
change VCC0 for all HR banks to 2.5V
add bulk capacitance on input lines (tantalum E-case 16V)
maybe add a way to disable the cal signal from propagating - turning off the 4v0 regulator does this
tie the oscillator enable to the clock_select line on the fanout (checked this by removing RC17 on SCROD revB #010 and jumpering to clock_select)
could remove bypass resistor from JTAG chain (one that skips SCROD in the chain)
add capacitance near LPDDR2 ram (on 2 voltages)
add silkscreen for J1 (a-d, and an a-d for J2)
move test point for 4p0 to bottom side of board
remove silkscreen arrow for 24MHz
add BelleII logo?
to keep the device reliable for 10 years, we might need a heatsink (ug865 page 65) to couple the die temperature to the board
change MIO6 to be a pulldown (even if a software solution can be shown to work)
remove PL reset button; the PS one should be named, "RESET"
tie one pin of mgt cal resistor to 1.2V (ug476 page 191)
change solder connection points for CLK_TRG/JTAG to nicomatic connectors, and move them to align with features on daughtercard with cat7 cable connections
change outline of board to put vertical male positronic 7 pin dragonfly connector on board
extend board outline and add mounting hole locations for cableway cover
can use smaller pads for 0402, 0603 and 1210
just install test points in the RAW voltages and ground, 4 different colors
move existing temperature sensor near the thermal wall
change humidity sensor to the SIP one
add silkscreen for what the jumpers do
add 6 niobium oxide 100uF caps, 2 to each raw voltage
silkscreen outline for mmcX can be smaller
maybe shrink boss holes for 100 pin connectors? take from carrier revE but change part # to SV5
put FMC mgt clock into 111 and a new diff 125 MHz osc into 112 and put the mgtclk from carrier to 112 - this will require firmware changes for FMC card firmware (moot, as we are not populating this connector)
remove GTX clock coming from fabric; consolidate all mgt links into quads 111 and 112 - this will require firmware changes
add rectangle for board #
JTAG connector holes can be smaller
double-check pins on SFP connectors against the standard (matches list on wikipedia 2015-03-13, except for RateSelect pin which is NC in our decal)
check the voltage ratings and capacitance over temperature for the input/output caps for all the voltage regulators
change reference designators on R, C so we have contiguous lists (RC1-12, etc); consolidate letters for parts with few instances
move DATA_DISABLE and DATA_RX_LOS to a HR bank (the bank they were on is now a 2.5V bank)
removed cap from CLOCK_SELECT line; replaced 50 Ohm terminators with a 100 Ohm terminator for the DC-coupled oscillator
changed R23 from a pullup to a pulldown so by default the remote clock is selected at power-up (needed to drive PS_CLOCK so JTAG will function)
added R39 pullup, marked as "do not install" for cases where there is a local oscillator present
marking several other things "do not install:" USB, LEDs, oscillators, FMC, QSPI flash
added surface-mount test points for current monitoring
added copper cut-out to top layer under FPGA; added new layer for soldermask plugged vias on top
~~brought North end of board in by 1mm~~
connect the thermal alarm signal to the FPGA
wire LPC C2M and M2C clocks somewhere (just implementing FMC->fabric)
0.47uF cap on each FPGA bank voltage, as well as the three GTX supply lines
connect the thermal alarm signal to the reset_carriers signal
removed FET driving init after power-up, as PS_POR is doing what we want anyway
exchanged 18 pin nicomatic/harwin part for the 20 pin
added surface-mount test points for RAW1+,2+,3+ and two power-supply sequencing signals
connected another TJ pin to 3.3V
changed diameters and annular rings of 4 cover plate mounting holes to match, and to be good for both M2.5 and 4-40, depending on what we pick for the cover plate
connected another TJ pin to an FPGA pin (TJ_EXTRA1; on a HP bank)
connected the last TJ pin to a test point (TJ_EXTRA2)
added clearance from power/ground copper pours to vias, traces and smd pads
~~changed protection diode to shunt to 4V0 instead of 3V3~~
changed R40 to install (or jtag chain is not reliable)
on second batch of assembled SCROD revB2's, RV5 is marked as "do not install"

outstanding questions:
need to look into termination for the JTAG signals (ug470 page 60 says TCK must be terminated, but we have a distribution amplifier driving a copy of the raw signal)
add signals down boardstack to indicate power-up status (this didn't get added to the carrier revE2 design, so ...)
add dual 100 Ohm resistors (one to power, other to gnd) near LPDDR2 memory for address lines? (and maybe control lines too?)

reminders / notes:
we will take the (wire-ORed) thermal_alarm signal and drive the reset_carriers signal from it, so if the boardstack goes overtemperature, all 4 carriers will get reset (which will immediately drive the ASIC and AMP regulators into shutdown)

institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	SCROD
revision:	B2
IDLAB design #:	IDL_15_007
circuit design:	MZA, KAN, GV, PO, JLB, KRO, BK, LM
PCB design:	MZA
sheet #:	1 of 11
sheet description:	NOTES
date last modified:	2016-01-11

not doing this:
change CAL fanout to use single mini-circuits ERA-2+ amplifier? (maybe?)

SCROD revB3:
implement fabric->FMC clock link
add test points for thermal_alarm and reset_carriers
change RV5 to do not install

notes for end-user:
RAW1 should be set to 1.87 V measured at the board (which is ~8.1 V at the other end of a 24 m long 18 AWG cable)
RAW2 should be set to 3.15 V measured at the board (which is ~7.6 V at the other end of a 24 m long 16 AWG cable)
RAW3 should be set to 4.33 V measured at the board (which is ~8.1 V at the other end of a 24 m long 20 AWG cable)
the 2mm jumpers on SCROD revB are closed=
to run the board in Belle-II mode, all jumpers should be removed/open; see other sheets for more info on benchtop use

capacitors:

C	=	0	47	uF	0402	10V	X5R	10%
CA	=	4	7	uF	0402	6.3V	X5R	20%
CB	=	47		uF	1812	10V	X5R	10%
CC	=		10	nF	0402	16V	X7R	10%
CD	=	100		uF	1210	6.3V	X5R	20%
CG	=	0	1	uF	0402	16V	X7R	10%
CH	=	10		uF	0603	16V	X6S	20%
CJ	=			270	pF	0402	50V	NP0 5%
CK	=			12	pF	0402	50V	NP0 5%
CM	=			100	pF	0402	50V	NP0 5%
CN	=	22		uF	0805	10V	X7S	20%
CP	=	22		uF	1210	16V	X7R	10%
CQ	=	100		uF		E niobium oxide		105C
CR	=	100		uF		E tantalum		125C
CS	=	680		uF		E tantalum		125C

(moot, as we are not populating this connector)

layer stackup:

1.4 mils copper (top; components and routing)
3.15 mils
1.4 mils copper (ground plane)
8 mils
1.4 mils copper (routing)
8 mils
1.4 mils copper (ground plane)
3.15 mils
1.4 mils copper (power plane)
3.15 mils
1.4 mils copper (power plane)
3.15 mils
1.4 mils copper (power plane)
3.15 mils
1.4 mils copper (power plane)
3.15 mils
1.4 mils copper (ground plane)
8 mils
1.4 mils copper (routing)
8 mils
1.4 mils copper (ground plane)
3.15 mils
1.4 mils copper (bottom; components and routing)

resistors:

all 0402 1% unless noted

R	=	10k		
RB	=	100		
RC	=	196k		
RD	=	60.4k		0.1%
RE	=	121		
RF	=	40.2k		
RG	=	121k		
RH	=	12k		
RJ	=	16k		
RK	=	7.150k		
RL	=	1k		
RM	=	196k		
RN	=	61.9k		

RQ	=	340k		
RR	=	13.7k		
RS	=	4.7k		
RT	=	50		
RU	=	7.5k		
RV	=	1		1/6W
RW	=	8.06k		
RY	=	40.2		
RZ	=	240		
RAA	=	330		
RAB	=	57.6k		
RAC	=	16k		
RAF	=	50		(1/2W 1206)
RAH	=	174		
RAJ	=	69.8		

jumper settings:







J2 (when jumper present) J1 (when jumper present)

J2-A	PS MIO27 = 0	J1-A	PS disabled
J2-B	PL AE26 = 0	J1-B	PS waits for PL
J2-C	QSPI mode	J1-C	PL boots before PS
J2-D	LEDs enabled	J1-D	PL disabled


all three supplies must be on for anything on the board to be powered

this 2.5V regulator supplies:
oscillator (70 mA)
various pull-ups (1 mA)
humidity sensor (1 mA)
QSPI flash (100 mA)
supply sequencing logic
FANOUT power

this 3.3V regulator supplies:
USB (12 mA)
QSPI flash (100 mA)
both fiber transceivers (470 mA)
JTAG LVDS receiver (20 mA)
protection diodes shunt here
FMC board 3.3V (AUX3.3V always and FMC3.3V via mosfet)




institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	SCR0D
revision:	B2
IDLAB design #:	IDL_15_007
circuit design:	MZA, KAN, GV, PO, JLB, KRO, BK, LM
PCB design:	MZA
sheet #:	2 of 11
sheet description:	POWER_ENTRY_AND_SEQUENCING
date last modified:	2016-01-11



PS_IS_POWERED	PL_IS_POWERED	PS_AND_PL_ARE_POWERED	INIT
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

BOARD_HAS_BEEN_POWERED
1 for at least first 1 ms after 2V5 supply is stable
0 after the first time PS_AND_PL_ARE_POWERED is pulsed


RC11 is to discharge CG61 so power cycling the board is enough to reset this flip-flop



institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	SCR0D
revision:	B2
IDLAB design #:	IDL_15_007
circuit design:	MZA, KAN, GV, PO, JLB, KRO, BK, LM
PCB design:	MZA
sheet #:	3 of 11
sheet description:	PS_VOLTAGE_REGULATORS
date last modified:	2016-01-11



total 8 stages of 20 ms RC filter for both PS and PL sequencing; LTspice simulation shows about 200 ms between power being applied and the PS_AND_PL_ARE_POWERED signal going high



notes on cap counts are from cap count from ug933 (sept '13), but the recommendations changed by the december '13 version

cap count from ug933 z-7045 ffg900 (pages 13-14)

voltages from ds191 page 3


MGT cap count from ug476 page 307

zynq 045 quiescent currents from ds191 page 7

90 mA power-on current per bank (on top of quiescent)

4 mA quiescent (each VCC0)

1.2 to 1.8 or 1.2 to 3.3 for each VCC0



programmable logic (PL) power

```

MGTAUVCC = 1V; 489 mA for "4 channels @ 3.125 Gb/s" (which is overkill)
MGTAUVTT = 1.2V; 428 mA for "4 channels @ 3.125 Gb/s" (which is overkill)
unused quad supply lines can remain floating (ug476 page 308)

```

multi-gigabit transceivers (MGT) power

Vcc_mgtaux = 1.8V

(1) 4.7µF @ Vcc_mgtaux

processing system (PS) power

- (1) 100uF @ Vcc_mio1
- (2) 4.7uF @ Vcc_mio1
- (3) 0.47uF @ Vcc_mio1

_o_mio = 1.8V to 3.3V

```
(1) 100uF @ Vcc_mio0
(1) 4.7uF @ Vcc_mio0
(2) 0.47uF @ Vcc_mio0
Vcc_o_mio = 1.8V to 3.3V
```

13 mA quiescent


(1) 100uF @ Vcc_paux

(2) $4.7\mu\text{F}$ @ V_{CC} pour

(3) 0.47uF @ Vcc paux




 $V_{CC} \text{ paux} = 1.8V$





40 mA power-on current (on top of quiescent)




70 mA power-on current (on top of quiescent)


130 mA power-on current per bank (on top of quiescent)






institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	SCROD
revision:	B2
IDLAB design #:	IDL_15_007
circuit design:	MZA, KAN, GV, PO, JLB, KRO, BK, LM
PCB design:	MZA
sheet #:	7 of 11
sheet description:	BOARD_TO_BOARD_CONNECTORS
date last modified:	2016-01-11





banks 33,34,35 are 1.8V; the rest are 2.5V



institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	SCR0D
revision:	B2
IDLAB design #:	IDL_15_007
circuit design:	MZA, KAN, GV, PO, JLB, KRO, BK, LM
PCB design:	MZA
sheet #:	11 of 11
sheet description:	PL_CONNECTIONS_FPGA_ANALOG_INPUT
date last modified:	2016-01-11

ug480 page 21 says Vccint, Vccaux, Vccbram, Vccpint, Vccpaux, Vccddr are monitored internally

analog inputs for current monitors:
LT3055s drive 1/500th of the current through 121 Ohm resistors
LT3086s drive 1/1000th of the current through 240 Ohm resistors
both of these go into 12 bit ADCs with a 1V full-range input
so both give approximately 1mA/ADC count

analog inputs for raw voltage monitors:
the three RAW inputs are divided with a 7.15k/1k voltage divider into a 1V / 12 bit A
so this gives approximately 2mV/ADC count

analog inputs for other voltage monitors:
the other voltage inputs go through 4.7k/7.5k voltage dividers
into 2.5V 12 bit ADCs
so this gives approximately 1mV/ADC count