

# X-ray FEL DAQ Design Reviews

- Tasks update
- Brem beamline sims
  - Flux estimates
  - Detector configuration
  - Data rates
- Proposed 1<sup>st</sup> run configuration
  - Detectors
  - Electronics/processing



Juaquin Anderson

Matt Andrew

Michael Cooney

Xin Gao


James Kennedy

Luca Macchiarulo

Marc Rosen

Larry Ruckman


Gary Varner



8-JAN-10 Revision


# Initial concept for FEL x-ray beamline readout

- Up to 160 Channels
  - 16 detectors or detector channels/layer
  - 10 layers
- Modular system (expandable)
- 100 GSa/s during 10 $\mu$ s spill (10Hz rep rate)
  - 10 $\mu$ s/10ps = 10<sup>6</sup> samples/channel
  - Fiber: 12 Gb/s (4x 3.0Gb/s)



Year 1 Development Schedule for Integrated x-ray Readout/DAQ

Items Today




# First COTS detector array


## Specifications

- Outer ring 3x3mm active
- Inner 3x3 array of 1 mm-sq active MPPC
- “Geiger-mode” Avalanche Photo-diodes with  $\sim 10^6$  gain
- Instrument with available electronics prototypes


## Simulated Bremsstrahlung Flux




## Proto Array Layout



# piLas test bench



# First measurements (I)




Reference PMT

1mm<sup>2</sup> detector

9mm<sup>2</sup> detector

350ps between pulses

# First measurements (II)



Reference PMT

1mm<sup>2</sup> detector

9mm<sup>2</sup> detector

Rough idea amplitude, Tpos stability





# Task 1 Summary

- Prototype PD (MPPCs)
  - Good risetime, stability
  - Well suited for initial testing
- Optical combining to demonstrate bunch separation for same MPPC
- Possibility to emulate short “train”?
  - 99% ND attenuation for test
  - Repeat with ASICs(?)



# Bremsstrahlung Beamline Estimates


Dec.-2009




# Target Production

Ebeam = 40MeV  
200mA

(10-11keV bin)  
 $8.1 \times 10^8 \gamma/\text{macropulse}$   
 $\sim 71\text{k } \gamma/\text{bunch}$






Single bunch



# Exit window

## Single bunch



Ebeam = 40MeV  
200mA




Single bunch  
(heat loading?)

# Air transport

Ebeam = 40MeV  
200mA





Single bunch




# He bag entrance

Ebeam = 40MeV  
200mA





Single bunch




# He transport (9.5m line)

Ebeam = 40MeV  
200mA






Single bunch





# He bag exit

Ebeam = 40MeV  
200mA



Single bunch


# Beampipe acceptance loss (3" pipe)



Tsai approximation:  
Basically a double exponential

Assume centered (can put in offset later)  
3.81cm rad @ 10m ~ 3.8mrad

~10% (90% scrape/collimate)




12.5mrad is 50% point





# Beampipe acceptance loss (3" pipe)



Ebeam = 40MeV  
200mA



Deliberately offset?




1cm<sup>2</sup>




- Not very sensitive to alignment
- Better on axis

# Beampipe acceptance loss (3" pipe)


Ebeam = 40MeV  
200mA



## Xrays lost





90% lost:  
Shielding?




# Detector acceptance (1cm<sup>2</sup> instrumented)

Ebeam = 40MeV  
200mA



Assume uniform (can put in offset later)  
Adet = ~ 2.2% coverage

2x10<sup>-4</sup> per 1mm<sup>2</sup> detector





Per train (macropulse) flux estimate



# Active Si volume (2.4um thick) loss


Ebeam = 40MeV  
200mA



Macropulse  
(guess based on  
 $3 \times 10^5 \text{ V/cm}$   
breakdown)


~7 x-ray/bunch  
(~1 with fill factor)  
Peaked 10-20keV

Propose first layer  
As bare devices




# A penetrating beam

Ebeam = 40MeV  
200mA





Macropulse




# Additional detector layer?

Ebeam = 40MeV  
200mA



Macropulse




# Brem beamline Summary

- Propose 2 detector planes
  - 1mm<sup>2</sup> array for “bare” layer
  - 3mm<sup>2</sup> array with BaF<sub>2</sub> radiator
- More than adequate flux (2<sup>nd</sup> layer)
- Developed x-ray transport simulation
  - Input to a signal Monte Carlo
  - Fix readout/ASIC design specifications




# Proposed First Detector Array





First Generation FEL x-ray (TEDA) Readout



# Readout for FEL x-ray beamline




# Eventual Source



# Front-end Electronics studies


1GHz analog bandwidth, 5GSa/s



G. Varner and L. Ruckman

**NIM A602 (2009) 438-445.**

Simulation includes detector response



J-F Genat, G. Varner, F. Tang, H. Frisch

**NIM A607 (2009) 387-393.**

# Proto ASIC psTDC1


“oscilloscope on a chip”

## Specifications

- 10-15 GSa/s
- $\geq 2$ GHz analog bandwidth
- 256 sample cells
- 4 channels
- separate timing channel
- on-chip conversion
- IBM 130nm CMOS process
- 25.6 $\mu$ s readout
- 40mW/channel
- **Direct interface (stud-bond)**  
**to microstrip board**

ASIC in evaluation

## Chip Layout




# STURM2 Prototype (evol. Step)

“Max bandwidth/throughput”

## Specifications

8	channels/STURM sampling
1	monitor channel
4	TSA sample buffers
8	samples/TSA buffer (32x channel)
288	Wilkinson conversion cells
1-200	GSa/s effective (5ps - 1ns Tstep)
1	word (RAM) sample readout
$1+n*0.02$	us to read n samples
100	kHz sustained readout (orbit)

## Chip Layout



ASIC in fabrication




~20GHz (onto ASIC)

2.5GHz (into storage cell)


# compact PCI Platform



cPCI crate



cPCI CPU



Data processing card  
(example – DSP version)

# First Prototype throughput

- For configuration shown earlier
  - 1 layer = 4 ASICs (8Ch.)
  - 1 “shot” = 4 chip \* 8Ch \* 32k = 1Msmpl/layer
  - (1 shot = 8us recording @ 8GSa/s) [IRS]
- 16Mbit/s/shot
- 320Mbit/s @ 20Hz operation
  - 2x Layers/fiber ~ 0.64 Gb/s (20% capacity)
  - May do 1 fiber/layer for convenience (fibers are inexpensive)
- 40MBytes/s raw data (need to feature extract)



# Readout System Summary

## Progress on all 4 tasks

- If no major issues raised today, will complete write-ups, get feedback from the gang, and submit for review
- Now have a clear plan for late Feb. first run (on schedule)
- ASIC development path is multi-prong, design effort will intensify this semester
- Data transfer architecture has plenty of margin and is scaleable upward