
bPID Beam Test Electronics – Integration Status and Plans


Matt Andrew, Kurtis Nishimura, Gary Varner University of Hawaii August 11, 2011

Overview

- Quick review of existing hardware pieces
 - Hawaii electronics.
 - Nakao-san's FTSW board.
- Primary goal this trip:
 - Integrate with Nakao-san's FTSW board and demonstrate low jitter clock distribution.
 - Will report existing test results and next testing plans.


Beam Test Front-End Electronics





Front-end board stack (HV, front boards, daughter cards, not yet populated) Nagoya Group Meeting

 Front-end modules digitize all SL10 signals and send data off by fiberoptic.




Front-end board stack in temporary mechanical enclosure.

Trigger/Timing Distribution (FTSW)

From Nakao-san's documentation:

21MHz clock

20110805 version



clk21

Trigger/Timing Distribution (FTSW)

From Nakao-san's documentation:

20110805 version

Timing signals over CAT7 cables


7 ports, O1 to O7

ACK: 254 Mbps serialized, unused TRG TRG: 254 Mbps serialized RSV RSV: pulled down to GND CLK CLK: 127 Mhz

JTAG signals over CAT7 cables

4 ports, O9 to O12





ITAG

IN

01

03

LAN


AUX

02

04

Monitoring signals over a CAT7 cable

AUX port






Back-End Data Acquisition






- cPCI crate (above) with custom card (DSP_cPCI, left), that receives data from front end modules.
- This crate will collect <u>all</u> data for the cosmic and beam tests.
 - Collects data from front-end modules by fiberoptic.
 - Collects CAMAC data via USB.

Current Testing Setup



Cosmic Test System Diagram




FTSW Integration Report

- Nakao-san visited Nagoya on August 5-6:
 - Provided 1 FTSW for use in our beam test.
 - Provided firmware and support in integration effort.

Initial testing:

- JTAG programming:
 - Verified that we can program front-end modules from FTSW through 15 m of flat CAT7 cable.
 - 1 at a time or multiple simultaneously.
 - Results sensitive to grounding → FTSW and front-end modules should share a common ground.
- Simple trigger distribution:
 - FTSW module can accept a NIM trigger and pass on the raw signal through 15 m flat CAT7 cable.

Front-End Clock Requirements



Front end digitizing requires three critical clocks with specific phases:

Clock Signal	Freq (rel. to sampl. rate))	Freq (@2.7 GSa/s)	Comments
Sampling track	f_s / 128	21.17 MHz	
Sampling hold	f_s / 128	21.17 MHz	Must be low jitter
Write strobe	f_s / 64	42.3 MHz	


Front-End Clocks and FTSW

- FTSW delivers a 127 MHz clock via CAT7 cable to front-end modules.
- Front-end modules must generate these required clocks...
 - Clocks must be phase aligned for all front-end modules!
- Integrated Nakao-san's receiver firmware into front-end firmware to test jitter between the most critical clock signal between different front-end modules.

Front end digitizing requires three critical clocks with specific phases:

Clock Signal	Freq (rel. to sampl. rate))	Freq (@2.7 GSa/s)	Comments
Sampling track	f_s / 128	21.17 MHz	
Sampling hold	f_s / 128	21.17 MHz	Must be low jitter
Write strobe	f_s / 64	42.3 MHz	


Timing Distribution Results



Backend Data Collection

- For cosmic and beam test, we must collect data from two systems:
 - Front-end modules
 - CAMAC
- Proper synchronization between events is critical!
- Strategy: veto new NIM triggers until we've read out all relevant data for each event.
 - System is set up and nominally working, with FTSW trigger distribution.
 - Currently limited to ~50 Hz instantaneous event rate (with a 4:56 spill duty cycle, ~100k events per 8 hour shift).

Timing Alignment Between Front-end and Global Trigger




Front-end electronics measures timing relative to these clock edges...


But for beam test and cosmic ray test we need to align to the global trigger.

Timing Alignment w/ Global Trigger

- FTSW provides two signals that can be used for alignment:
 - A copy of the trigger synchronous with 21 MHz clock.
 - The trigger starts a TDC, this signal stops the TDC.
 - A signal that rises asynchronously with trigger and falls synchronously with 21 MHz clock.
 - This signal is sent to an ADC, which effectively measures its width.
- These TDC and ADC values are readout by CAMAC USB crate controller.
 - Measuring both will give some redundancy, possibly improve errors (or at least provide a cross check).



FTSW Summary



➔ With some care required (timing in firmware, grounding between modules, and cable quality), FTSW meets our needs for timing and trigger distribution as well as remote programming.

Nagoya Group Meeting

Next Steps

- Integrate readout of real front-end data with fiberoptic protocol (currently done by USB).
- Verify global timing alignment scheme.
- Try measuring timing resolution between different front-end modules using MCPs.
 - Either cosmic timing counters or SL10s with laser input.

Still lots of firmware/software to integrate and debug...
...but we've made lots of progress during the past week.