








Exploring the Space-Time limits in Next Generation X-ray Imager Readout



Gary S. Varner

University of Hawai'i
(basis of slides)




UNIVERSITY
of HAWAII®
MĀNOA





Overview

- Basis is Switched Capacitor Array acquisition
 - Low-cost, commodity CMOS processes
 - Excellent timing, frame-rate, dynamic range
 - 100's → 10's of kSamples → MSamples
- Active research
 - Technology in its infancy
 - Space-Time limits? (micron spatial resolution with fs timing?)
- Key Elements going forward




Underlying Technology

- Track and Hold (T/H)





- Pipelined storage = array of T/H elements, with output buffering





Switched Capacitor Array Sampling

- Write pointer is ~few switches closed @ once




Tiny charge: $1\text{mV} \sim 100e^-$

300MHz RF Sine [50mV amplitude]



Few 100ps delay





Channel 1

Channel 2

An Initial Selling Point


PMT pulse comparison




- 2 GSa/s, 1GHz ABW
- Tektronics Scope
- 2.56 GSa/s LAB

	WFS ASIC	Commercial
Sampling speed	0.1-6 GSa/s	2 GSa/s
Bits/ENOBs	16/9-13+	8/7.4
Power/Chan.	$\leq 0.05W$	Few W
Cost/Ch.	$< \$10$ (vol)	$> 100\$$


“oscilloscope on a chip”



Basic Functional components



On or off-chip ADC



Single storage Channel

Sample timing Control

Few mm x
Few mm
in size

Readout Control

Design Choices

- **Input coupling**
 - Differential versus single-ended input
 - Needed analog bandwidth
 - Gain needed?
- **Sampling Options**
 - On-chip PLL/DLL
 - External DLL
 - Analog transfer vs. interrogate in situ
- **ADC and readout options**
 - Sequential output select vs. random access
 - On-chip vs. off-chip ADC
 - Serial, parallel, massively parallel

Many variants have been explored...

Toward increased timing precision



ASIC	# chan	Depth/chan	Time Resolution [ps]	Vendor	Size [nm]	Year
LABRADOR 3	8	260	16	TSMC	250	2005
BLAB	1	65536	1-4	TSMC	250	2009
STURM2	8	4x8	<10 (3GHz ABW)	TSMC	250	2010
DRS4	8	1024	~1 (short baseline)	IBM	250	2014
PSEC4	6	256	~1 (short baseline)	IBM	130	2014
RITC3	3	Continuous	TBD	IBM	130	---
PSEC5	4	32768	TBD	TSMC	130	---
DRS5	8/16?	128x32	TBD	UMC	110	---
SamPic	16	64	~3 [pic 0]	AMS	180	[2014]
RFpix	128?	TBD	<= 100fs (target)	TSMC	45 ?	---

Typical performance


12-bit ADC

Labrador ADC Performance

$$y = 1606.8x + 105.26$$
$$R^2 = 0.9999$$



LABRADOR SAMPLING FREQUENCY (ROGND)




- 10 real bits (1.3V/1.3mV noise)

- Excellent linearity, noise
- Sampling rates already meet Type I and Type II specifications

Starting point: Predictions


1GHz analog bandwidth, 5GSa/s

Time Difference Dependence on Signal-Noise Ratio (SNR)



G. Varner and L. Ruckman
NIM A602 (2009) 438-445.



Simulation includes detector response







J-F Genat, G. Varner, F. Tang, H. Frisch
NIM A607 (2009) 387-393.

And now: high space-time Resolution

In a number of communities (future particle/astroparticle detectors, PET medical imaging, etc.) a growing interest in detectors capable of operating at the pico-second resolution and μm spatial resolution limit (for light $1 \text{ ps} = 300 \mu\text{m}$)




Front-End Electronics



Fast signal collection x-ray detectors

2016: Base hardware (except final focus) now in place



New superconducting final focusing magnets near the IP



e^+ 3.6A

e^- 2.6A


KEKB to SuperKEKB

- ◆ Nano-Beam scheme
extremely small β_y^*
low emittance
- ◆ Beam current X 2

$$L = \frac{\gamma_{\pm}}{2er_e} \left(1 + \frac{\sigma_y^*}{\sigma_x^*} \right) \left(\frac{I_{\pm} \xi_{\pm y}}{\beta_y^*} \right) \left(\frac{R_L}{R_y} \right)$$

40 times higher luminosity
 $2.1 \times 10^{34} \rightarrow 8 \times 10^{35} \text{ cm}^{-2}\text{s}^{-1}$

Redesign the lattice to reduce the emittance (replace short dipoles with longer ones, increase wiggler cycles) (*all magnets installed 8/2014*)



Reinforce RF systems for higher beam currents


Improve monitors and control system

Injector Linac upgrade

Upgrade positron capture section



Low emittance RF electron gun

Replace beam pipes with TiN-coated beam pipes with antechambers (*installed*)




DR tunnel

New e^+ Damping Ring constructed



What the detector sees



•Source SR
wavefront
amplitudes:

$$\begin{bmatrix} A_\sigma \\ A_\pi \end{bmatrix} = \frac{\sqrt{3}}{2\pi} \gamma \frac{\omega}{\omega_c} (1 + X^2) (-i) \begin{bmatrix} K_{2/3}(\eta) \\ \frac{iX}{\sqrt{1+X^2}} K_{1/3}(\eta) \end{bmatrix},$$

where

$$X = \gamma\psi,$$

$$\eta = \frac{1}{2} \frac{\omega}{\omega_c} (1 + X^2)^{3/2},$$

K.J. Kim, AIP Conf. Proc. 184 (1989).

J.D. Jackson, "Classical Electrodynamics," (Second Edition), John Wiley & Sons, New York (1975).


•Kirchhoff integral over mask
(+ detector response)

→ Detected pattern:

$$A_{\sigma,\pi}(Detector) = \frac{iA_{\sigma,\pi}(Source)}{\lambda} \times$$

$$\int_{mask} \frac{t(y_m)}{r_1 r_2} e^{i\frac{2\pi}{\lambda}(r_1+r_2)} \left(\frac{\cos \theta_1 + \cos \theta_2}{2} \right) dy_m$$


- $t(y_m)$ is complex transmission of mask element at y_m .
- Sum intensities of each polarization and wavelength component.
- Sum weighted set of detector images from point sources.
 - The source beam is considered to be a vertical distribution of point sources.
 - Can also be applied to sources with non-zero angular dispersion and longitudinal extent, for more accurate simulation of emittance and source-depth effects.
 - For machines under consideration here these effects are small, so for computational speed we restrict ourselves to 1-D vertical distributions.



Measured slow-scan detector image (red) at CEsrTA, used to validate simulation (blue)

Overview

Xray Source Bend Par.	S-LER (BS2FRP.1)	S-HER (BS2E.82)	Units
ϵ_x	3.20E-09	4.60E-09	m
κ	0.27%	0.24%	
ϵ_y	8.64E-12	1.10E-11	m
β_y	50.0	11.5	m
σ_y	20.8	11.3	μm
Beam Energy	4	7	GeV
Effective length	0.89	5.9	m
Bend angle	28.0	55.7	mrاد
ρ	31.7	105.9	m
Critical Energy	4.4	7.1	keV




59-element Uniformly Redundant Array mask pattern

Coded Aperture Mask:

- In-hand :
 - High-power, 59-element, 10 μm /element URA
 - 10 μm Au mask on 625 μm Si substrate
- Under development:
 - 20 μm Au mask on 500 μm CVD diamond (monocrystalline) substrate
 - Substrates manufactured.
 - New pattern being designed for improved resolution (E. Mulyani)

Detector:

- 64-pixel (Phase 1), later 128-pixel, 50 μm pitch linear array
- InGaAs detectors in hand (same type as used at CsrTA)
- Deep Si detectors in development for better detection efficiency at high energy (SLAC)





Simulated detector response for various beam sizes at SuperKEKB LER

First Light (accelerator started Feb.)


File Edit Window

06/01/2016 19:31:13 Help

HER X-Ray Beam Profile Monitor





V. Image Profile




← Single-slit mask

LER X-Ray Beam Profile Monitor




V. Image Profile




← URA mask

Bunches down to RF bucket spacing [508.9MHz]

First generation readout






TOP Electronics - HW

- Front-end modules consist of 5 PCBs, each with a Zynq (FPGA + Processor):

- 8 ch/ASIC
- 4 ASICs/carrier
- 128 ch/module
- 4 modules/bar
- 64 total modules




Firmware ("Production") – Data Path

Carrier ASIC Control

- Continuous sampling during digitization.
- Global synchronization scheme.
- 32-sample readout per trigger.
- Multi-hit capable.

SCROD data collection


- FPGA monitors ASICs, can mask if trouble.
- FPGA builds complete event packets.
- 1x DMA x-fer/event w/standard Xilinx blocks.
- Processor does pedestal correction, feature extraction on complete events.



Key Remaining Items


- Complete thermo-mechanics
- RF signal chain
 - Amplifier gain, bandwidth, noise
 - Stability and dynamic range
 - EMI Immunity
- Carrier modifications
 - Wiring modifications
 - Simplified sampling FW, mini-packets
- SCROD FW modifications
 - Streamlined mini-packets ped subtraction
 - Feature extraction
 - $100\text{kHz} * 128 \text{ channels} * 2 \text{ Bytes}$ ($\sim 30\text{MBytes/s}$)

Back-up slides




Constraint 1: Analog Bandwidth


Difficult to couple in Large BW (C is deadly)




$$f_{3dB} = 1/2\pi ZC$$



Input coupling versus frequency




Input Coupling versus total input Capacitance



Constraint 2: kTC Noise


Want small storage C, but...



$$v_{rms} = \sqrt{\frac{kT}{C_{store}}} = 0.23mV$$



$$C_{store} = 78fF$$

1mV on 16fF is only
100e- !



Constraint 3: Leakage Current


Increase C or reduce conversion time $\ll 1\text{mV}$




Sample channel-channel variation

$\sim \text{fA} \rightarrow \text{nA}$ leakage (250nm \rightarrow 130nm)


Timing optimization: ABW, SNR, sampling rate



$$\Delta t = \frac{\Delta U}{U} \frac{1}{\sqrt{0.34 * BW * f_s}}$$



^ Need to hold sampling frequency to least at 20 GHz to have timing resolution in 100fs range



< For the above sampling freq and BW integrated noise amplitude has to be in the range or less than 0.5mV to 0.6mV corresponding to SNR~58dB (V_{pp}=1 volts)




SNR~58dB corresponds to 9.4 bits for 20μm resolution in rφ (Ideal ADC)

Outcome: Target Specifications (separate design study)

Parameter	Minimum desired value
Sampling frequency (ASIC)	20 GHz
Bandwidth (Detector and ASIC)	3 GHz
Signal to Noise Ratio (Detector and ASIC)	58dB ($V_{pp}=1$ volts)
Velocity of Propagation (Transmission Line/ strip line)	0.35c
Number of Bits of Resolution	9.4 bit


This is an ongoing study – evolving quickly

Take the PSEC4 design as a reference




Single Sampling Cell Coupling

Simplified Schematic



- Driver circuit
- Switch with n-p FET pair
- Sampling capacitor
- Comparator as load


Switch & Sampling Capacitor Equivalent Circuit



- Check C_{sampling} capacitance
- Identify R_{on} and R_{off}


Pass Transistor (Switch) Resistance

TRACK state



- $R_{on} = 2.4k @ 665mVdc$

HOLD state




- R_{off} is in $G\Omega$

- The PFET and NFET are not matched and R_{on} varies considerably


Small signal frequency response

Bandwidth



- **BWworst \approx 2.3GHz @665mVdc @LowZ drive**
- **BWworst \approx 1.7GHz @665mVdc @50 Ω drive**

Isolation



- **Isolation is over 60dB over all parameter space**

Snapshot

Parameter	Measured (worst cases)	Requirement
Bandwidth (Single cell)	1.7GHz @665Vdc @50Ω	3GHz
Bandwidth (Multi cell)	1.0GHz @665Vdc @50Ω	3GHz
SNR	61.7 dB	58dB
ENOB	9.8 bits (small region)	9.4 bits


Things to improve:

- **Reduce Ron variance over the dynamic range to reduce distortion and increase the ENOB**
- **Bandwidth dominated by Cin:**
 - **Reduce Cin or reshape the channel to increase the bandwidth (first pole)**
 - **Reduce Ron overall value to increase the bandwidth (second pole)**
- **Use differential configuration to reduce pedestal error and increase noise coupling and crosstalk immunity**


IRS/TARGET family Single Channel

- Sampling: 128 (2x 64)
separate transfer lanes


Recording in one set 64, transferring other
("ping-pong")



- Storage: 64 x 512 ($512 = 8 * 64$)



- Wilkinson (32x2):
64 conv/channel



First order packing density


**Compact
storage/comparator
(Wilkinson ADC)**

**3 μm x 24 μm
(13.9k Cells/mm)**

10 samples (30 μm x 24 μm)
20 samples (60 μm x 24 μm)

Commensurate with TSV
planar packing, OR

Knife-edge, thinned die
[reticle limited width]
stacking/bundling of
readout (orthogonal to
Detector array)



Future Plans




- R&D Program toward needed readout
- PSEC5 ASIC
 - 256 → 32k sample storage
 - Work to optimize bandwidth, ENOB
 - Persistence effects
- RFpix ASIC
 - Push limits of ABW, timing
 - Below 100-200fs, direct spatial measurement becomes interesting
 - Many practical issues, but none fundamental (CF 1ps)
- Dedicated pixellated sampler
 - Prototype design rather straightforward – how to connect to detector (& detector), funding limited

Founding WFS ASIC References

- PSI activities (DRS)
 - IEEE/NSS 2008, TIPPO9
 - <http://midas.psi.ch/drs>
- DAPNIA activities
 - MATDAQ: *IEEE TNS 52-6:2853-2860,2005 / Patent WO022315*
 - SAM; *NIM A567 (2006) 21-26.*
- Hawaii activities
 - STRAW: Proc. SPIE 4858-31, 2003.
 - PRO: JINST, Vol. 3, P12003 (2008).
 - LABRADOR: *NIM A583 (2007) 447-460.*
 - BLAB: *NIM A591 (2008) 534-545; NIM A602 (2009) 438-445.*
 - STURM: EPAC08-TUOCM02, June, 2008.

SuperKEKB Estimated single-shot resolutions (SuperKEKB full current)

- **Red points:** using 64-pixel detector of same type as at CsrTA
- **Green points:** using detector with improved photon detection efficiency at higher x-ray energies [being developed – next slides]



Detected spectrum
(Fermionics detector)

Looks promising



Exploration of the space-time limit

- Sampling at high sampling rate and high bandwidth
- Resolve small distances

Current Goals: Spatial resolution of $10\mu\text{m}$ in z and $20\mu\text{m}$ in $r\phi$

In Silicon $10\mu\text{m}$ in z corresponds to timing resolution of about 100fs


$20\mu\text{m}$ in $r\phi$ will depend on the SNR






Pixel detector (PDX) at SuperKEKB

Simulated Performance vs. SNR

300MHz ABW, 5.9GSa/s



IRS Input Coupling




- Input bandwidth depends on 2x terms
 - $f_{3dB}[\text{input}] = [2 * \pi * Z * C_{tot}]^{-1}$
 - $f_{3dB}[\text{storage}] = [2 * \pi * R_{on} * C_{store}]^{-1}$

Calibration and Sources of Timing Error

Contributions to timing resolution:

- Voltage uncertainties
- Timing uncertainties




$$\frac{\Delta u}{\Delta t} = \frac{U}{t_r}$$

$$t_r \approx \frac{1}{3f_{3dB}}$$

$$\Delta t = \frac{\Delta u}{U} \cdot t_r = \frac{\Delta u}{U \sqrt{n}} \cdot t_r = \frac{\Delta u}{U} \cdot \frac{t_r}{\sqrt{t_r \cdot f_s}} = \frac{\Delta u}{U} \cdot \frac{\sqrt{t_r}}{\sqrt{f_s}} = \frac{\Delta u}{U} \cdot \frac{1}{\sqrt{3f_s \cdot f_{3dB}}}$$

*Diagram, formulas from Stefan Ritt

Calibration and Sources of Timing Error




$$\Delta u = 2\text{mV}$$

$$U = 1\text{V}$$

$$f_s = 26\text{ GSPS}$$

$$f_{3\text{dB}} = 1.2\text{GHz}$$

Time Difference Dependence on Signal-Noise Ratio (SNR)




$$\frac{\Delta u}{U} \cdot \frac{1}{\sqrt{3 f_s \cdot f_{3\text{dB}}}} \sim 200\text{ fs}$$

Aperture stability is key

Space-Time relations

1ps = 300um (200um in stripline)

Space-Time correlation





Below 10um resolution, competitive & Prompt!


PSEC4: Sampling Analysis

Utilizing PSEC4's SCA as starting place

- Adjustable Sampling rate between 4-15 GSPS
- 1.6 GHz bandwidth



x256



also


- 0.13 μ m CMOS (IBM-8RF)
- 10.5 bit DC dynamics

Equivalent Circuit

Multichannel
sampling array




Gain vs Frequency




Simulation Results: Bandwidth for worst case operating bias point

Whether the 1st switch is on or the last, Gain is the same




Simulation Results: Group Delay

Group Delay does vary depending which switch is on by $\sim 25\text{ps}$ which puts a constraint on sampling time window




Simulation Results: Phase

- At higher frequencies Phase vs freq behavior is also different and depends on which switch is on




Simulation Results: Capacitance

Capacitance is 2.2 pF and does not depend on which switch is on




PSEC4 Analysis: Single Sampling Cell




PSEC4 Analysis: Single Sampling Cell

Structure & Layout


Top view



Side view



Sampling Capacitor Spread




Monte Carlo with process variation and mismatches shows a discrepancy between C_{sampling} Schematic (13.5 fF) and Measured mean (20.27 fF).

The Spread is about 1.9fF which makes the Capacitor tolerance at about 9.3%

Num. of Samp.	MEAN	STD	MIN	MAX
1000	20.27 fF	1.89 fF	14.86 fF	26.24 fF


Frequency Analysis

Performance: S(Z)-parameter



The input impedance is high and it is capacitive.

Input coupling analysis




$$Z_{11} = \frac{1 + sC_{OUT}R}{s^2C_{IN}C_{OUT}R + s(C_{IN} + C_{OUT})}$$

The transfer function parts:

- input parasitic capacitance of the transistor plus capacitance of the transmission line section.
- Series resistance of the transistor channel (R_{ds})
- Output capacitance which is formed of the parasitic capacitance of the transistor, sampling capacitor and load capacitance


Capacitance values




Capacitance	Value [fF]
Cin_open	8fF
Csw_out	10fF
Csamp	20.3fF
Cload	13fF

Small signal phase analysis

Group Delay without the load





Group Delay with the load



➔ Large group delay variation points to large distortion

Large signal response (I)




- Full dynamic range at low frequency, compression appears when reaching the voltage threshold of the PN junctions at the drain/substrate barrier.

- Gain compression at lower and higher amplitudes


Large signal analysis (II)

High frequency gain compression & distortion




Three region of operation:

- Low distortion & High compression
- Moderate distortion & Moderate compression
- High distortion & High compression




Understanding signal response

Low distortion & High compression




- Resistance of the channel does not vary much -> **Low distortion**
- At high resistance the bandwidth is limited -> **lowering of the gain (compression)**



Understanding signal response


Moderate distortion & Moderate compression



- Resistance of the channel is varying
-> The bandwidth at instantaneous values of the incident voltage waveform is different


-> In frequency domain this gives rise to higher harmonics, which interfere constructively hence increasing the overall signal amplitude but also increases distortion

TRACK state





Harmonic decomposition

Time domain decomposition




- **Constructive interference of odd harmonics and destructive interference of even harmonics at the peaks**
- **Constructive interference of second and third harmonics at zero crossing**

Frequency domain decomposition




Noise and Distortion

Input referred noise



- **Noise dominated by the ON resistance of the channel**


Integrated referred noise



- **Total noise is around $0.29\text{mV} \pm 0.01\text{mV}$**

Noise, distortion and dynamic range


Signal to Noise Ratio at full scale input (1Vpp)




- SNR is around 61.7dB \pm 0.3 dB

Distortion analysis

Distortion at fixed Vdc



Distortion at fixed Frequency




- Most of the distortion comes from the R_{on} variation over the input voltage range

SINAD & ENOB assessment


$$SINAD = -10 \log_{10} \left[10^{-\frac{SNR}{10}} + 10^{-\frac{THD}{10}} \right]$$

$$ENOB = \frac{SINAD - 1.76 + 20 \log_{10} \left(\frac{Fullscale}{Input} \right)}{6.02}$$

ENOB versus frequency




ENOB at low frequency




- ENOB DOMINATED BY DISTORTION

Transient Response

Transient response at 600 mVdc



Transient response at 300 mVdc



Input Vdc voltage	Acquisition time	Settling time
300mV	0.14ns	0.11ns
600mV	0.68ns	0.11ns
900mV	0.52ns	0.11ns

- Worst case window time is 0.8ns or 1.25GHz -> due to low bandwidth
- Best case is 0.25ns or 4GHz

- 15% backlash at 30mV forward transient
- Pedestal error due to charge injection and transistor mismatch dominate