


bPID/TOP front-end boardstack schematic diagram



1. PGP

- Communication between SCROD and Carriers via GTX is handled by PGP blocks.
- Partitioned into 4 virtual lanes each.
- At present only 2 are used: data (VC 0) and register (VC 1).

2. AXI4Lite

- Two masters on each board:
 - One from DAQ system (GbE or B2link).
 - One from PS.
- The primary way to communicate with registers and peripheral devices is through AXI4Lite buses.
- When a different interface exists (e.g., IRSX register controllers), we wrap it into an AXI4Lite interface.

3. AXIStream

- Waveform data is transmitted via AXIStreams.
- Simple valid, start-of-frame, end-of-frame protocol.

4. Synchronizers, FIFOs, other SLAC StdLib interfaces.

- More on these later today.