





Clock Divider. 127 MHz divided by 5
Digkey: 576-2965-5-ND



Clock Fanout circuit





Clock to SCROD




Digkey: ADP2108AUJZ-2.5-R7CT-ND

Digkey: 609-4633-ND

Clock to Carriers 1-2




Digkey: ADP2108AUJZ-3.3-R7CT-ND




Clock to Carriers 3-4

Institution	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
Title	XRM_CLOCK_FANOUT
Revision	A
IDLAB Design #	IDL_14_024
Circuit Design	JM
PCB Design	JM
Sheet #	1 of 2
Description	Input, Clock Divider, Power
Last Modified	2-October-2014

127_MHZ_output from oscillator





Institution	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
Title	XRM_CLOCK_FANOUT
Revision	A
IDLAB Design #	IDL_14_024
Circuit Design	JM
PCB Design	JM
Sheet #	2 of 2
Description	Output buffers, output
Last Modified	2-October-2014