


Mānoa **Instrumentation Development Laboratory** 2015-05-18


1


KLM Calibration Board

- overview
- Schematics
- layout •
- Parts
- Cost ۲




Traces to the "CH16" on each Daughtercard





Fusing Curre	nt	Embedded	Resistors	PPM Calculator		Cros	stalk (alculato	r	Waveleng	th Calculator
ia Properties	Conductor	Properties	Bandwidth & M	ax Conductor Length	Diff	erential	Pairs	Padsta	ck Calculato	r Mecha	nical Informatio
Conductor Spa	acing	Conductor	Impedance	Conversion Data		Planar	Induc	tors	PDN Imp	pedance	Thermal
Conductor W	tor Impedance tor Width (W) mils tor Height (H) mils = 1.700			<u>Formula Restriction</u> 0.1 < W/H < 3.0 T/H < 0.25 Zo 50.3511 Ohms Lo 7.0280 nH/in				Options Base Copper Weight 0.25oz 0.5oz 10z 1.5oz 2oz 2.5oz 3oz 4oz 5oz Plating Thickness Bare PCB 0.5oz 1oz 1.5oz 2.5oz 2.5oz 0.5oz		Units Imperial Metric Substrate Options Material Selection Custom Er Tg (°C) 4.3 130 Temp Rise (°C) 20 Temp in (°F) = 36.0	
	1					5	 3oz Passive Circuits Microstrip Microstrip Emb Stripline 		v	Ambient Temp (°C) 22 Temp in (°F) = 71.6	
← w→		»→		Co 2.7721 pF/in Tpd				 Stripline Asyr Dual Stripline Coplanar Way 		Print	Solve!
				139.5804 ps/	in		Total 1.40 i Condu Temp	nils	mperature = N/A	N/A	nal Resistance ge Drop

Name	Туре	Thickness	Dielectric	OK
	Coating	0	3.3	Cance
Тор	Component	1.35	1	Comparison of the second se
	Substrate	10	4.3	Help
Inner Layer 2	Routing	1.35	4.3	Edit Board Thickness 55.4 mil
	Substrate	30	4.3	
Inner Layer 3	Routing	1.35	4.3	
	Substrate	10	4.3	
Bottom	Component	1.35	1	
	Coating	0	3.3	



Parts

LMH6559MF/NOPB : IC OPAMP BUFFER 1.75GHZ SOT23-5

http://www.digikey.com/product-search/en?x=0&y=0&lang=en&site=us&keywords=lmh6559Mf%2Fnopbct-nd

http://www.ti.com/lit/ds/symlink/lmh6559.pdf

KLM - LMH6559_DC Linearity Test [.docx] - Peter Orel

2015-5-15 Gary's email:

I don't see DC transfer curve as an important measurement to perform on production boards. The intrinsic linearity (or measurements from sine wave checks) is good enough.

If we need to do that on one or 2 boards, we can remove their 50ohm loads, in which case this curve will be acceptable, I believe.

I suggest moving ahead with this part. (it has a standard footprint, as I understand it, so if we desperately need another part, options exist)

Email train summary

By the way - what is the bandwidth / gain flatness expected here? You should have an idea about that before trying to decide on the fanout circuit. Probably up to some frequency limited by the buffer input capacitance loading, you can surely have decent performance from an input buffer driving a _short_ line with termination at the end and 10 output buffers snooping the line. There'll be a bunch of reflections there in principle, but they probably don't matter as long as that line is short enough, which is probably the case. Of course, more of a tree structure of small fanout stages is better for bandwidth probably, but I'm not sure it is necessary here.

- Gerard

This the part plenty of which we have in the lab:

http://www.ti.com/lit/ds/symlink/lmh6559.pdf

The gain is not that high, but the small signal BW goes up to ~700 MHz with a 0.1dB flatness up to 100 MHz.

The proposed testing frequency will be up to 40 MHz. The two distinct tests will be:

- 1) Sinewave test where the The required input DC level at the chip will be ~1.25 V
- 2) DC scan test for linearity where the DC will be swept from 0 to 2.5V (or close to these limits).

- Isar

You can then have the extra two outputs going to MMCX connectors (both so you can check what the output looks like on a scope / do S12 measurements, but also so you could potentially daisy-chain these boards).

- Matt

Specifically, this is a card on the Motherboard, to do the 10 way fanout to the Daughtercards.

iTOP has a requirement for in-situ functionality testing, in particular BPM phase measurement, since maintaining precision event timing is needed. KLM has no such requirement, so this would be complete overkill. Given that funds are tight, we had no such plans to do such calibration in deployed units, but rather only use a couple of these as part of production testing.

Nevertheless, if we could afford, it would be a nice sanity check. However that is distinct from the fan-out on the Motherboard, which is what this card represents.

Since cabling costs would dominate for driving 144 Motherboards, it might make sense to have a single output per group of 7/8 Motherboards and do an 8-way split at the crate. If decide to go this route -- and such scope is not in the baseline.

-Gary

Email train summary continuted

Output range of the circuit as drawn is actually 0.5V to 0.85V.

So yes you have to do something different, such as use only series termination on the internal lines (this should be fine at 40MHz!), or use a Thevinin termination there. Again I do not think omitting the output series termination is a good idea.

I suggest fix the schematic, before fabricating the board, so that you can see that the plan is sound.

Since the amp output is low-impedance, if placed close by you can drive two 50 Ohm lines with two series termination resistors, you don't need the Y splitter. Isolation between the lines is much better that way too, as a by-product. But, this isn't important here, and attenuation is the same either way. So no problem to keep it as is, I am just mentioning it.

Gerard