

- Notes:**
- Board shall be fabricated - performace class II as per IPC-6011 and IPC6012
 - PCB manufacturer logo, P/N, revision and/or date code of manufacturing shall be printed in top solder mask (not over pcb traces, allowed over copper plane). The date code shall be in the format: "WWYY" where WW=week and YY= year, max height 0.15 inches
 - Silkscreen printed on both sides
 - Material: high temperature FR4 class epoxy glass rated UL94V-0. UL symbol and rating shall be marked farside
35um copper for external layers and 18um for all internal layers
Must be RoHS compliant and survive a lead-free assembly max reflow of 260 deg C (5 passes)
Td rating: >340 deg C
Tg = 150 deg C (min)
 - Solder mask: SMOBC per IPC-SM-840C, class T must be RoHS compliant, 0.001" max measured over bare copper plating, must clear all lands as indicated on gerber solder mask layers, color= GREEN
 - Finish: electro-less nickel immersion gold (ENIG), 0.05-0.125um Au over 3-6um Ni - over bare copper only
 - Solderability test: Category 2 of J-STD-003
 - Finished boards shall not have nicks, scratches, voids, exposed copper, poor plating or misdrilled holes
 - All holes sizes are after plating
 - PCB manufacturer may add copper thieving as needed to improve manufacturability, thieving to be 0.030" round pads at 0.050" spacing. Thieving will have a minimum of 0.100" clearance from existing copper and should not be placed under surface mounted devices
 - PCB manufacturer may use tear drops to improve annular rings as long as DRC rules are followed
 - All via connections to power and ground planes are solid
 - All unconnected pads on inner signal layers are removed
 - All finished boards are to be 100% electrically tested
 - Unless otherwise indicated, all linear toleracnes shall be XX.X +/-0.2mm and XX.XX +/- 0.1mm
 - Gerber file GM1 shows board outline (milling line)
 - Table 1 shows Layer stack details


Additional notes:
A1. Finished board thickness = 1.6mm +/- 10%; measured over top/bottom copper and solder mask

Table 1a: Layer Stack Details for IDL_15_23 Rev.A (Imperial Units)


Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack
1	Top Overlay					
2	Top Solder	Solder Resist	0.40mil	3.5		
3	Top Layer - SIG1	Copper	1.38mil			
4	Dielectric 1	FR-4	15.00mil	4.65		
5	Layer 2 - GND1	Copper	0.71mil			
6	Dielectric 3	FR-4	27.00mil	4.65		
7	Layer 3 - SIG2	Copper	0.71mil			
8	Dielectric 6	FR-4	15.00mil	4.65		
9	Bottom Layer - SIG4	Copper	1.38mil			
10	Bottom Solder	Solder Resist	0.40mil	3.5		
11	Bottom Overlay					

Table 2: NC Drill Details for IDL_15_23 Rev.A


Symbol	Hit Count	Finished Hole Size	Plated	Hole Type
○	4	0,330mm (12,99mil)	PTH	Round
▽	8	1,000mm (39,37mil)	PTH	Round
✕	8	1,200mm (47,24mil)	PTH	Round
◇	24	0,400mm (15,75mil)	PTH	Round
⊠	25	3,683mm (145,00mil)	PTH	Round
☆	26	0,900mm (35,43mil)	PTH	Round
⊕	60	1,524mm (60,00mil)	PTH	Round
□	878	0,300mm (11,81mil)	PTH	Round
	1033 Total			




Designer: Peter Orel	Revision: .Version	File: IDL_15_23_Av2.PcbDoc	Sheet 1 of 1	Code: IDL_15_23
Drawn By: Peter Orel	Modif. Date: Date	Variant: [No Variations]	PCB	ID: ITOP_CALIB_MAIN
Approved By: Gary S. Varner	Print Date: 24. sep 2015	Signature:	Size: A3 H	University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Title: Top Solder Mask (GTS)				




Designer: Peter Orel	Revision: .Version	File: IDL_15_23_Av2.PcbDoc	Sheet 1 of 1	Code: IDL_15_23
Drawn By: Peter Orel	Modif. Date: Date	Variant: [No Variations]	PCB	ID: ITOP_CALIB_MAIN
Approved By: Gary S. Varner	Print Date: 24. sep 201	Signature:	Size: A3 H	University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Title: Top Layer- SIG1 (GTL)				






Designer: Peter Orel	Revision: .Version	File: IDL_15_23_Av2.PcbDoc	Sheet 1 of 1	Code: IDL_15_23
Drawn By: Peter Orel	Modif. Date: Date	Variant: [No Variations]	PCB	ID: ITOP_CALIB_MAIN
Approved By: Gary S. Varner	Print Date: 24. sep 2015	Signature:	Size: A3 H	University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Title: Layer 3 - SIG2 (G1)				



Designer: Peter Orel	Revision: .Version	File: IDL_15_23_Av2.PcbDoc	Sheet 1 of 1	Code: IDL_15_23
Drawn By: Peter Orel	Modif. Date: Date	Variant: [No Variations]	PCB	ID: ITOP_CALIB_MAIN
Approved By: Gary S. Varner	Print Date: 24. sep 201	Signature:	Size: A3 H	University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Title: Bottom Layer - SIG3 (GBL)				



Designer: Peter Orel	Revision: .Version	File: IDL_15_23_Av2.PcbDoc	Sheet 1 of 1	Code: IDL_15_23
Drawn By: Peter Orel	Modif. Date: Date	Variant: [No Variations]	PCB	ID: ITOP_CALIB_MAIN
Approved By: Gary S. Varner	Print Date: 24. sep 2018	Signature:	Size: A3 H	University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Title: Bottom Solder Mask (GBS)				