

2014-11-11 notes:

Free CLR nets: J4_105_W25
 Free DAC nets: J3.21 & J7.71
 J3.23 & J7.73


Removed the 16-bit DAC,
 (2) I2C Shift Register GPIO's
 and associated PU resistors
 PCA9534A GPIO pin 11 left floating

Free I2C SR nets: J2.3 & J6.53
 J2.27 & J6.77



Free nets from grounding pins 67 & 126:
 Repurposed for GCC CKLP I/P
 J2_023_AA12.J3_076_T9 J2.23 & J6.73
 J2_049_Y21 J2.49 & J6.99
 J3_076_T9.J2_023_AA12 J3.76 & J7.26
 J4_078_L24 J4.78 & J8.18

Repurposed for SSTin I/P
 J2_004_W8 J2.4 & J6.54
 J1_028_AE2 J1.28 & J5.88
 J1_058_AC3 J1.58 & J5.118
 J3_040_N19 J3.40 & J7.90

provides 2.5V for multiplexers, i2c eeprom, i2c GPIOs and i2c temperature sensors



provides 3.3V for LTC2637 DACs




pullups for i2c for eeprom, GPIO and temperature sensors




the pullup is so all the registers are cleared (even when FPGA not present)



i2c eeprom for carrier identification
i2c address = 1010000



disables DOE by default
ensures all four DOE (active high) signals are not driven during FPGA high-impedance mode




selects one channel out of 8 for calibration signal




disables amplifiers when transistor is on

the pullup is so the amps are disabled by default

i2c GPIO to control calibration signal
amp_disable
i2c address = 0111110



sends calibration signal to one of four ASICs



institution: University of Hawai'i at Manoa
 High Energy Physics Group
 Instrumentation Development Lab

title: carrier02
 revision: E
 IDLAB design #: IDL_14_044
 circuit design: LJR, MZA, KAN, GSV, LM
 PCB design: MZA, LJR, SSE

sheet #: 1 of 11
 sheet description: POWER_CAL_I2C_FET_DAC_GPIO_EPROM
 date last modified: 2014-11-14

A

B

C

D

E



institution: University of Hawai'i at Manoa
High Energy Physics Group
Instrumentation Development Lab

title: carrier02
revision: E
IDLAB design #: IDL_14_044
circuit design: LJR, MZA, KAN, GSV, LM
PCB design: MZA, LJR, SSE

sheet #: 2 of 11
sheet description: BOTTOM_CONNECTORS
date last modified: 2014-11-14


A

B

C


D

E



column 0

column 1



column 2

column 3

FX8C-120P-SV4

FX8C-100P-SV4

FX8C-100P-SV4

FX8C-120P-SV4

global
carrier3
carrier1
carrier2
carrier0


carrier0
carrier2
carrier1
carrier3
global

global
carrier3
carrier1
carrier2
carrier0

carrier0
carrier2
carrier1
carrier3
global

global
carrier3
carrier1
carrier2
carrier0

carrier0
carrier2
carrier1
carrier3
global



data bus 0

data bus 1

data bus 2

mon data bus 2

data bus 3

column 0

column 1

column 2

column 3

remote clock enable


general purpose I/Os

global
carrier3
carrier1
carrier2
carrier0

global
carrier3
carrier2
carrier1
carrier0

global
carrier3
carrier1
carrier2
carrier0

carrier0
carrier2
carrier1
carrier3
global



global
carrier3
carrier1
carrier2
carrier0

carrier0
carrier2
carrier1
carrier3
global






carrier0
carrier2
carrier1
carrier3
global

carrier0
carrier2
carrier1
carrier3
global

carrier02
E

IDL_14_044
LJR, MZA, KAN, GSV, LM
MZA, LJR, SSE

3 of 11
TOP CONNECTORS
2014-11-14



6

5

4


3

2

1

IMPORTANT SCROD pin mapping page

provides power to ASIC



global

row

column

p2p

p2p

column

row

global

D

C

B




A

D


C

B

A



Voltage dividers for SSTinN & GCC_CLKN



institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	carrier02
revision:	E
IDLAB design #:	IDL_14_044
circuit design:	LJR, MZA, KAN, GSV, LM
PCB design:	MZA, LJR, SSE
sheet #:	4 of 11
sheet description:	ASIC0
date last modified:	2014-11-14

6

5

4

3

2

1

E

E

D

D

C


C

B

B

A

A



institution: University of Hawai'i at Manoa
 High Energy Physics Group
 Instrumentation Development Lab


title: carrier02
 revision: E
 IDLAB design #: IDL_14_044
 circuit design: LJR, MZA, KAN, GSV, LM
 PCB design: MZA, LJR, SSE

sheet #: 5 of 11
 sheet description: ASICO_AMPS
 date last modified: 2014-11-14

IMPORTANT SCROD pin mapping page


E

E





D

D





C

C



A

A



institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	carrier02
revision:	E
IDLAB design #:	IDL_14_044
circuit design:	LJR, MZA, KAN, GSV, LM
PCB design:	MZA, LJR, SSE
sheet #:	6 of 11
sheet description:	ASIC1
date last modified:	2014-11-14

6

5

4

3

2

1

E

E

D

D

C


C

B

B

A

A



institution: University of Hawai'i at Manoa
 High Energy Physics Group
 Instrumentation Development Lab

title: carrier02
 revision: E
 IDLAB design #: IDL_14_044
 circuit design: LJR, MZA, KAN, GSV, LM
 PCB design: MZA, LJR, SSE

sheet #: 7 of 11
 sheet description: ASIC1_AMPS
 date last modified: 2014-11-14

6

5


4

3

2

1

IMPORTANT SCROD pin mapping page



E

E

D

D

C


C

B


B

A

A



Voltage dividers for SSTinN & GCC_CLKN



institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	carrier02
revision:	E
IDLAB design #:	IDL_14_044
circuit design:	LJR, MZA, KAN, GSV, LM
PCB design:	MZA, LJR, SSE
sheet #:	8 of 11
sheet description:	ASIC2
date last modified:	2014-11-14

E

E

D

D

C


C

B

B

A

A




institution: University of Hawai'i at Manoa
 High Energy Physics Group
 Instrumentation Development Lab

title: carrier02
 revision: E
 IDLAB design #: IDL_14_044
 circuit design: LJR, MZA, KAN, GSV, LM
 PCB design: MZA, LJR, SSE


sheet #: 9 of 11
 sheet description: ASIC2_AMPS
 date last modified: 2014-11-14

IMPORTANT SCROD pin mapping page


provides power to ASIC
320mV max dropout




global row column p2p p2p column row global



provides pedestal voltage for ASIC



Voltage dividers for SSTinN & GCC_CLKN



institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	carrier02
revision:	E
IDLAB design #:	IDL_14_044
circuit design:	LJR, MZA, KAN, GSV, LM
PCB design:	MZA, LJR, SSE
sheet #:	10 of 11
sheet description:	ASIC3
date last modified:	2014-11-14

E

E

D

D

C











C

B

B

A

A



institution: University of Hawai'i at Manoa
 High Energy Physics Group
 Instrumentation Development Lab

title: carrier02
 revision: E
 IDLAB design #: IDL_14_044
 circuit design: LJR, MZA, KAN, GSV, LM
 PCB design: MZA, LJR, SSE

sheet #: 11 of 11
 sheet description: ASIC3_AMPS
 date last modified: 2014-11-14