
















JTag



High Energy Physics Group, Instrumentation Development Lab	Designer: Yasir Ali	IDLAB design #:	Cannot open file D:_UHM\IDlab\Altium\manoastacked c.jpg
	Project: PMT_Daughter Card	Drawn By: Yasir Ali	
	Approved By:	Variant: [No Variations]	
	Sheet Title: DAC and Regulators	Modif. Date: 30.04.2019	
		Sheet 4 of 7	




SPD08 Card Edge Connector Mating Card Layout





SPD08 Card Edge Connector Mating Card Layout


FAST_TRG_fromSCRD_n


High Energy Physics Group, Instrumentation Development Lab Project: PMT_Daughter Card Sheet Title: I/O Edge Connectors	Designer: Yasir Ali	IDLAB design #:	Cannot open file D:_UHM\IDlab\Altium\manoastacked c.jpg
	Drawn By: Yasir Ali	Revision:	
	Approved By:	Variant: [No Variations]	
		Modif. Date: 5/1/2019	
		Sheet 5 of 7	









































Notes:

1. Board shall be fabricated - performance class II as per IPC-6011 and IPC6012
2. PCB manufacturer logo, P/N, revision and/or date code of manufacturing shall be printed in top solder mask (not over pcb traces, allowed over copper plane).
The date code shall be in the format: "WWYY" where WW=week and YY= year, max height 0.15 inches
3. Material: high temperature FR4 class epoxy glass rated UL94V-0. UL symbol and rating shall be marked farside
35um copper for external layers and 18um for all internal layers
Must be RoHS compliant and survive a lead-free assembly max reflow of 260 deg C (5 passes)
Td rating: >340 deg C
Tg = 150 deg C (min)
4. Solder mask: SMOBC per IPC-SM-840C, class T must be RoHS compliant, 0.001" max measured over bare copper plating, must clear all lands as indicated on gerber solder mask layers, color= GREEN
5. Finish: electro-less nickel immersion gold (ENIG), 0.05-0.125um Au over 3-6um Ni - over bare copper only
6. Solderability test: Category 2 of J-STD-003
7. Finished boards shall not have nicks, scratches, voids, exposed copper, poor plating or misdrilled holes
8. All holes sizes are after plating
9. PCB manufacturer may add copper thickening as needed to improve manufacturability,
thieving to be 0.030" round pads at 0.050" spacing.
Thieving will have a minimum of 0.100" clearance from existing copper and should not be placed under surface mounted devices
10. All via connections to power and ground planes are solid
11. All unconnected pads on inner signal layers are removed
12. All finished boards are to be 100% electrically tested
13. Unless otherwise indicated, all linear tolerances shall be XX.XX +/-0.2mm and XX.XX +/- 0.1mm
14. Gerber file GM14 shows board outline (milling line)
15. Table 1 shows Layer stack details
16. Gerber file GM4 shows the chamfer outline. Chamfer both sides 30 degrees as per figure 1
17. All Vias must be tented with soldermask.

Additional notes:

A1. Finished board thickness = 61.2 mils +/- 0.1mil; measured over top/bottom copper and solder mask


Table 1: Layer Stack Details for IDL_19_004 Rev.B (Imperial Units)


Layer	Name	Material	Thickness	Constant	Board Layer	Stack
1	Top Overlay					
2	Top Solder	Solder Resist	0,40mil	3,5		
3	Top Layer	Copper	1,40mil			
4	Dielectric 1	FR-4	10,00mil	4,2		
5	GND	Copper	1,42mil			
6	Dielectric 2	FR-4	5,00mil	4,2		
7	AUX Route Horz	Copper	1,42mil			
8	Dielectric 5	FR-4	5,00mil	4,2		
9	2.5VF	Copper	1,42mil			
10	Dielectric 9		10,00mil	4,2		
11	AUX Route Vert	Copper	1,42mil			
12	Dielectric 3	FR-4	10,00mil	4,2		
13	1.2U	Copper	1,42mil			
14	Dielectric 10		5,00mil	4,2		
15	2.5U	Copper	1,42mil			
16	Dielectric 8	FR-4	10,00mil	4,2		
17	Bottom Layer	Copper	1,40mil			
18	Bottom Solder	Solder Resist	0,40mil	3,5		
19	Bottom Overlay					


Table 2-NC Drill Details for IDT-19-004 Rev.B


[illegible]


Figure 1: Board edge chamfer specifications.
Chamfer location specified in gerber file
GM4.











1. Board

- Additional notes:

A1 Finished board thickness

Table 1: Layer Stack Details for IDL 19-004 Rev.B (Imperial Units)

Location	Access	Measurements	Time
----------	--------	--------------	------

Symbol	Count	Hole Size	Plated	Hole Type	Drill Layer Pair
✱	2	0,900mm (35,43mil)	PTH	Round	Top Layer - Bottom
□	10	0,889mm (35,00mil)	PTH	Round	Top Layer - Bottom
○	26	0,200mm (7,87mil)	PTH	Round	Top Layer - Bottom
✱	66	0,400mm (15,75mil)	PTH	Round	Top Layer - Bottom
⊙	484	0,150mm (5,91mil)	PTH	Round	Top Layer - Bottom
	588 Total				

Symbol	Count	Host	Path	Size
...	...	...	...	...

Figure 1. The effect of the number of trials on the number of correct responses. The number of correct responses was plotted against the number of trials for each condition. The number of correct responses increased with the number of trials for all conditions. The number of correct responses was highest for the condition with the highest number of trials (10 trials) and lowest for the condition with the lowest number of trials (2 trials).



