

6

5

4

3

2

1

E

E

D

D

C













C

B

B

A

A



3) Custom ribbon cable connected between boards for cmos signals

institution:	University of Hawaii at Manoa High Energy Physics Group Instrumentation Design Lab
title:	HVB_Testboard
revision:	A1
IDLAB design #:	IDL_14_037
circuit design:	JLB, GV
PCB design:	JLB, GV
sheet #:	1 of 3
sheet description:	Logic Design
date last modified:	10-29-2014

6

5

4

3

2

1

E

E

D

D

C




C

B

B

A

A



institution: University of Hawaii at Manoa
High Energy Physics Group
Instrumentation Design Lab

title: HVB_Testboard
revision: A1
IDLAB design #: IDL_14_037
circuit design: JLB, GV
PCB design: JLB, GV

sheet #: 2 of 3
sheet description: MUX
date last modified: 10-29-2014