



BMD OVERVIEW DIAGRAM



TXDC BLOCK DIAGRAM






UNIVERSITY
of HAWAI'I®
MĀNOA

High Energy Physics Group
Instrumentation Development Laboratory
2505 Correa Road, Honolulu, HI 96822



Production Documentation for:

Project Name: *BMD_RevB*
Board Name: *BMD Center Daughtercard*
IDL num: *IDL_16_010*
Revision: *B*
Variant: *[No Variations]*

Designer: *KPL/PO*
Drawn by: *KPL/PO*
Approved by: *Gary S. Varner*














Xilinx Spartan 6(XC6SLX4-2TQG144C)




FPGA setup notes:

- FPGA set to master mode (pin 60 to GND 69 set to VCC03)
- FPGA set serially for JTAG programing
- FPGA set to load image from flash memory







DAC NOTES:
 -DAC gain set to 1, vout max 2V5 (PIN 8 set to GND)
 - draws 2mA, 40mA SC current, 15mA output
 -DAC VREF = 2V5


















AMP NOTES:
 -OPAMP set to gain of 2 ($G = (1 + R41/R40)$)
 - draws .8mA





DEMUX NOTES:
 -Demux select is normally high
 -if next DC not persent TDO routed back to SCROD





MPPC circuit to be determined after testing







CONNECTOR NOTES:
 -Connector resistance per pair 0.33ohms
 -Assuming max current at 4A board to board voltage drop 1.32V



CALIB VPED NOTES:
 -VPED = 0V8 at up to 500mA
 -VPED = .8(1+(R66/R67))





- Notes:
- 1. Board shall be fabricated - performace class II as per IPC-6011 and IPC6012
 - 2.All of bottom edge and sides edges up to 3.2mm of PCB needs to be plated with 35um copper.
 - 3. Silkscreen printed on both sides
 - 4. Material: high temperature FR4 class epoxy glass rated UL94V-0. UL symbol and rating shall be marked farside
35um copper for external and internal layers
Must be RoHS compliant and survive a lead-free assembly max reflow of 260 deg C (5 passes)
Td rating: >340 deg C
Tg = 150 deg C (min)
 - 5. Solder mask: SMOBC per IPC-SM-840C, class T must be Rohs compliant, 0.001" max measured over bare copper plating, must clear all lands as indicated on gerber solder mask layers, color= GREEN
 - 6. Finish: electro-less nickel immersion gold (ENIG), 0.05-0.125um Au over 3-6um Ni - over bare copper only
 - 7. Solderability test: Category 2 of J-STD-003
 - 8. Finished boards shall not have nicks, scratches, voids, exposed copper, poor plating or misdrilled holes
 - 9. All holes sizes are after plating
 - 10. PCB manufacturer may add copper thieving as needed to improve manufacturability, thieving to be 0.030" round pads at 0.050" spacing.
Thieving will have a minimum of 0.100" clearance from existing copper and should not be placed under surface mounted devices
 - 11. PCB manufacturer may use tear drops to improve annular rings as long as DRC rules are followed
 - 12. All via connections to power and ground planes are solid
 - 13. All unconnected pads on inner signal layers are removed
 - 14. All finished boards are to be 100% electrically tested
 - 15. Unless otherwise indicated, all linear toleracnes shall be XX.X +/-0.2mm and XX.XX +/- 0.1mm
 - 16. Gerber file GM1 shows board outline (milling line)
 - 17. Table 1 shows Layer stack details
 - 18. Gerber files GTP ans DBP shows stencil cut out, stencil should be flat with no bent tabs on sides.

Table 1a: Layer Stack Details for IDL_16_010 Rev.B (Imperial Units)

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	L1-Top	Copper	1.38mil		
4	Dielectric 1	FR-4	8.00mil	4.65	
5	L2-PWRIN	Copper	1.38mil		
6	Dielectric 2	FR-4	12.00mil	4.65	
7	L3-MID	Copper	1.38mil		
8	Dielectric 3	FR-4	12.00mil	4.65	
9	L4-PWR	Copper	1.38mil		
10	Dielectric 4	FR-4	12.00mil	4.65	
11	L5-GND	Copper	1.38mil		
12	Dielectric 5	FR-4	8.00mil	4.65	
13	L6-Bottom	Copper	1.38mil		
14	Bottom Solder	Solder Resist	0.40mil	3.5	
15	Bottom Overlay				

Table 1b: Layer Stack Details for IDL_16_010 Rev.B (Metric Units)


Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.010mm	3.5	
3	L1-Top	Copper	0.035mm		
4	Dielectric 1	FR-4	0.203mm	4.65	
5	L2-PWRIN	Copper	0.035mm		
6	Dielectric 2	FR-4	0.305mm	4.65	
7	L3-MID	Copper	0.035mm		
8	Dielectric 3	FR-4	0.305mm	4.65	
9	L4-PWR	Copper	0.035mm		
10	Dielectric 4	FR-4	0.305mm	4.65	
11	L5-GND	Copper	0.035mm		
12	Dielectric 5	FR-4	0.203mm	4.65	
13	L6-Bottom	Copper	0.035mm		
14	Bottom Solder	Solder Resist	0.010mm	3.5	
15	Bottom Overlay				

Table 2: NC Drill Details for IDL_16_010 Rev.B


Symbol	Hit Count	Finished Hole Size	Plated	Hole Type	Hole Length
◇	2	39.37mil (1.000mm)	PTH	Slot	78.74mil (2.000mm)
○	2	50.00mil (1.270mm)	PTH	Round	-
⊙	2	100.00mil (2.540mm)	PTH	Round	-
⊠	4	45.28mil (1.150mm)	PTH	Round	-
□	4	66.93mil (1.700mm)	PTH	Round	-
▽	5	70.00mil (1.778mm)	PTH	Round	-
⊗	14	33.00mil (0.838mm)	PTH	Round	-
▼	15	9.84mil (0.250mm)	NPTH	Round	-
⊕	30	19.69mil (0.500mm)	PTH	Round	-
☆	987	12.00mil (0.305mm)	PTH	Round	-
	1065 Total				

Slot definitions : Rout Path Length = Calculated from tool start centre position to tool end centre position.
Hole Length = Rout Path Length + Tool Size = Slot length as defined in the PCB layout


Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	ID: BMD Center Daughtercard
Title: Drill Drawing and Dimensions GD1				University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory




Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010 ID: BMD Center Daughtercard University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	
Title: Top Solder Mask GTS				




Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	ID: BMD Center Daughtercard University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	
Title: Top Layer 1 GTL				




Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010 ID: BMD Center Daughtercard University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	
Title: PWR Plane Layer 2 GP1				




Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010 ID: BMD Center Daughtercard University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	
Title: MID SIG Layer 3 GML1				




Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010 ID: BMD Center Daughtercard University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	
Title: PWR Plane Layer 4 GP2				



Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010 ID: BMD Center Daughtercard University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	
Title: GND Plane Layer 5 GD2				



Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010 ID: BMD Center Daughtercard University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	
Title: Bottom Layer 6 GBL				



Designer: KPL/PO	Revision: B	File: BMD_RevB_PCB.PcbDoc	Sheet 1 of 1	Code: IDL_16_010 ID: BMD Center Daughtercard University of Hawaii at Manoa High Energy Physics Group Instrumentation Development Laboratory
Drawn By: KPL/PO	Modif. Date: Date	Variant: [No Variations]	PCB	
Approved By: Gary S. Varner	Print Date: 10/7/2016	Signature:	Size: A3 H	
Title: Bottom Solder Mask GBS				

