THE HAWAII MUON BEAMLINE

A THESIS SUBMITTED TO THE GRADUATE DIVISION OF THE UNIVERSITY OF HAWAI'I AT MĀNOA IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF

MASTER OF SCIENCE

IN

ELECTRICAL ENGINEERING

AUGUST 2017

By James L. Bynes III

Thesis Committee: Gary Varner, Chairperson Yingfei Dong Galen Sasaki

ACKNOWLEDGMENTS

At the time of this writing, the second generation Hawaii Muon Beamline has been an ongoing project at the IDlab for almost a year. It has required many disciplines in order to become realizable, including mechanical and electrical engineering for the electronics and structure, as well as Physics for the underlying theory of operation. I would like to thank all of those who have spent their time and dedication on the help with this particle detector, without you, we wouldn't have been able to complete this endeavor as efficiently as we did.

First of all, I would like to thank my advisor Prof. Gary Varner for his help and dedication for this project as well as giving me the opportunity to embark this journey. Khanh Le for the hard work and dedication for the design and implementation of the mechanical, electrical and programing portions of the scintillator planes. Roy Tom for being extremely helpful with the mechanical build of HMB, as well as mechanical student helpers ZJ Lin and Marrissa Kuwabara. Nathan Park and Cameron Asaoka for the help with many miscellaneous tasks related to HMB. Finally I would like to thank everyone else in IDLab for your support and help throughout the years, including Matt Andrew, Julien Cercillieux, Bronson Edralin, Peter Orel, Andrej Seljak, Chris Ketter, and Harley Cumming. I feel very proud to have worked with all of you and will never forget the experience.

ABSTRACT

High Energy Physics (HEP) instrumentation development programs often require extensive tests of experimental equipment such as silicon pixel detectors, single photon sensitive detectors for Cherenkov radiation, particle time of flight systems, etc. These tests are usually conducted at accelerator research facilities where available beam-time is not only limited, but also expensive. The Hawaii Muon Beamline (HMB) will use cosmic-ray generated muons to enable performance evaluations of such devices under test. HMB is a beam telescope constructed out of four position sensitive tracking detectors and a calorimeter system for measurement redundancy. Position tracking detectors are built using an array of geiger-mode avalanch photodiodes, also known as Multi-pixel Photon Counter (MPPCs), coupled to square Polyvinyl Toluene (PVT) scintillator blocks. The MPPCs are positioned orthogonally along the block edges. Charged particles traveling through a scintillation block emit detectable amounts of light. The analog output pulses from the MPPCs trigger the TARGETX waveform digitizing ASIC which samples at 1 Giga Sample per second (GSPS). From the pulse amplitudes, being proportional to the amount of light, the charged particle penetration position can be estimated in a 2D plane. To construct the HMB, each pair of tracking detectors need to be placed vertically, one on top of the other, providing the entrance and exit position of the beam. In between both pairs, space is made available for a device under test. In addition, a separate calorimeter system composed of four rectangular blocks of Sodium Iodide (NaI) crystals coupled to photomultiplier tubes (PMT) is placed below and off-axis of the lower pair tracking system. This calorimeter system is used to measure the deposited energy of the particle exiting the system and to veto shower events. HMB enables to handle sub-nanosecond timing of signals, and its digital processing core is implemented on an FPGA, which instructs a PC to read out from each detector subsystem via Gigabit Ethernet. The collected data allow post-processing algorithms to portray the precise trajectory of the passing particle, hence enables the use of this information to categorize the device under test. This document focuses on the construction of HMB. It describes in detail its electronic readout system and presents some initial results.

CONTENTS

Acknowledgments						
A	bstra	ct.		iii		
1	Intr	oduct	ion \ldots	1		
	1.1	Proble	em Definition	1		
		1.1.1	Research Objectives	1		
		1.1.2	Background	2		
		1.1.3	Approach	2		
2	Ove	erview	and HMB Structure	3		
	2.1	Muon	Detection Methods	4		
		2.1.1	Polyvinyl Tolueue Scintillator	4		
		2.1.2	NaI Scintilators	6		
	2.2	Reado	out Electronics	8		
		2.2.1	TARGETX ASIC Overview Description	8		
		2.2.2	TARGETX Daughter Cards (Khanh Le)	9		
		2.2.3	TARGETX Extended Range Board	11		
		2.2.4	MicroZed Board	11		
		2.2.5	SCROD A5	12		
		2.2.6	HMBBMH Board	13		
		2.2.7	External PC	17		
	2.3	HMB	Enclosure	18		
		2.3.1	Mechanical Subsystem	18		

		2.3.2	Miscellaneous HMB Components	18
3	Imp	tation	21	
	3.1	Exper	imental Setup	21
		3.1.1	Clock Distribution and Triggering	21
		3.1.2	Detector Subsystems	23
		3.1.3	Firmware Implementation	26
		3.1.4	Power Distribution	28
4	Res	ults .		30
	4.1	HMB	Commission Results	30
		4.1.1	PMT Readout of Calorimeter Systems	30
		4.1.2	Dynamic Range and Noise Analysis of TARGETX Gain Board	30
		4.1.3	HMB Enclosure Dark Tests	32
		4.1.4	Clock Distribution and Timing Tests	34
		4.1.5	MPPC Readout of Scintillating Planes	34
	4.2	Initial	Muon Beam Results	34
		4.2.1	Scintillator Plane Positioning	34
		4.2.2	Tracking Results	34
		4.2.3	Initial Muon Reconstruction	34
5	Fut	ure We	\mathbf{prk}	35
6	Con	clusio	n	36
Bi	ibliog	graphy		37

CHAPTER 1 INTRODUCTION

The Instrumentation Development Laboratory (IDLab) at the University of Hawaii has been producing a number of detector systems used at accelerator facilities (Belle II), underground detectors (Borehole Muon Detector), and in Antarctica (ANITA). Before deployment, these devices require testing and validation, which is usually done at other accelerator centers (SLAC, KEK, etc.), requiring extra time and significant funds. This is done by obtaining the trajectory of an incident particle by using reference detectors in the beam-line of an accelerator research facility and comparing the trajectory of the particle beam of a separate device under test (DUT). By having a reference beamline detector system in-house, said tests may be done and deployment of a detector system could be smoother, thus lowering development time and costs. It is presented in this document, a method of development of a prototype detector, which will meet the needs of obtaining a reference beamline in which a DUT may be tested.

1.1 **Problem Definition**

An Imaging Time-of-Propagation (iTOP) detector prototype was built by the IDLab in March 2010. It measured cosmic muons and tracked their position as they passed through four superlayers of 32 cylindrical drift tubes. As cosmic muon passes through the system, Cherenkov photons are internally reflected and collected with a Hamamatsu H8500 Multianode PhotoMultiplier Tube. A custom Application Specific Integrated Circuit (ASIC) then records these events [1]. Although the iTOP prototype detector has been built and tested to work well, there is a need to use similar technology allowing a DUT to undergo positioning tests. For this research, a second generation detector, The Hawaii Muon Beamline (HMB) has been designed and built from ground up.

Hypothesis The next generation Hawaii Muon Beamline, is an improved cosmic-ray observatory reference system, which will allow significant detector and electronics testing of devices produced before being deployed to a permanent area of establishment.

1.1.1 Research Objectives

- To design, fabricate, and test individual components required for a fully functional HMB system after integration.
- To integrate components using a common clock distribution system allowing synchronization of data acquisition for a cosmic-ray muon detector where precision timing is needed.

1.1.2 Background

The HMB is a muon detector which detects muons that are created by cosmic ray particles as they enter the Earth's atmosphere. On average, about 10,000 muons reach every square meter of the earth's surface per minute due to their mean lifetime of 2.2 μ s [2]. In order to detect theses muons, clear plastic scintillator blocks are used. A scintillator block is a type of material which exhibits scintillation when ionized by a particle such as a muon, which during the process absorbs some of the particle's energy and re-emits in the form of light [2]. A Silicon PhotoMultiplier Diode (SiPM) or a Photo Multiplier Tube (PMT) then detects the light which was created due to scintillation and outputs an analog pulse which could be read by a scope or a custom ASIC analog-to-digital (ADC) chip.

1.1.3 Approach

A clear and concise approach for the design and implementation of the HMB is shown with the following bullet list:

- Build a polyvinyl toluene (PVT) scintillator system for detecting positioning of an incident muon.
 - Construct four layers of square polyvinyl toluene detectors in the same X and Y axis.
 The distance in the Z axis is then taken in to consideration when reconstructing the angle of an incident muon.
 - Each of these four layers utilizes Multi-pixel Photon Counter (MPPC) SiPM devices in order to detect photons produced by the interaction of the transitioning muons [3]. The signal subsequently output by these MPPCs is an analog signal, which will be triggered upon and recorded by the TARGETX ASIC [4].
- Build an off axis NaI detector system for detecting ionization loss of an incident muon.
 - An off-axis NaI detector system will be placed below the PVT scintillating planes. The analog output signal will be monitored by a dynamic range amplifier board, then digitized by the TARGETX chip [4].
- Implement a clock distribution and trigger system.
 - A separate board was required which will allow a synchronized clocking system in which each subsequent trigger from a passing muon may be referenced to each other.

CHAPTER 2 OVERVIEW AND HMB STRUCTURE

This chapter describes each of the components required to build the HMB which is decomposed into three major categories: muon detection methods, readout electronics, and the mechanical subsystem. The detector systems utilizes the method of scintillation in order to emit light produced by a passing muon. The readout electronics then digitizes analog pulses produced by SiPM devices or PMTs. The data is then collected by a PC using readout electronics where offline analysis software is utilized to reconstruct the path trajectory of the incident muon. Due to the method of detection, introduction of any unnecessary light will skew data taken, thus the detector subsystem must be in a completely dark environment.

The mechanical subsystem includes the design and implementation of dark chamber while still allowing easy access to components inside.

The block diagrams in figure 2.1 and figure 2.2 shows the author's contribution in HMB. Blue blocks indicate the portions of the HMB components that were designed by the author, where red blocks is a colleague's contribution. Coordination and teamwork played a large part in the design and implementation for the entire project.



Figure 2.1: The two types of detector subsystems, blue shows the author contribution with the Sodium Iodide (NaI) detector system, and red shows a colleague's contribution with the Polyvinyl Toluene system.



Figure 2.2: There are five different types of readout electronics. Blue blocks shows the author's contribution which include BMHHMB, TARGETX Extended Range Board, and HV Divider Board. Red blocks show a colleague's contribution which include SCROD A5, and the TARGETX Daughter Card.

2.1 Muon Detection Methods

In HMB, Once photons are emitted within a scintillator block due to interactions with passing muons, either silicon photodiodes or photo multiplier tubes are used to sense these photons. The following subsections describe the two types of materials used for detection within HMB.

2.1.1 Polyvinyl Tolueue Scintillator

Polyvinyl Tolueue (PVT) Scintillating detector planes are primarily used for capturing the positioning of a particle as it travels through HMB. There are a total of 4 PVT scintillator planes which are aligned in the X and Y axis. Each plane can track an estimated position of an incident particle. In order to do so, the PVT material has been cut into blocks with a square area of 30cm x 30cm and a thickness of 1cm. The top and bottom layers are engraved with grooves to accommodate 2mm thick wavelength shifting fiber [5]. There are 15 grooves with a pitch of 400mils on top of the block, and 15 grooves with the same pitch on the bottom. These grooves are machined out orthogonal to each other. The fiber is then inserted in these groves which are fixed with optical cement. Figure 2.3 shows a single machine grooved PVT blocked with wavelength shifting fibers installed.



Figure 2.3: Machined grooved PVT scintillator plane with wavelength shifting fibers installed.

As charged particles are incident through each PVT block, photons are emitted in the blue light spectrum, they are then coupled to the wavelength shifting fiber. This type of fiber was chosen since its output light, which is shifted to the green light spectrum, are detected by the Hamamatsu S13360-1325CS MPPC with the highest absorption efficiency [3]. The SiPM devices are coupled to one end of the wavelength shifting fiber using optical cookies. On the other end of the wavelength shifting fiber, reflective tape has been installed. As a muon

travels through the scintillator block, the wavelength shifting fibers in proximity to where the muon was incident will couple more light than ones further away. Different light intensities detected from each of the wavelength shifting fibers by the SiPM devices could then be used to pinpoint the exact location of where the particle has interacted within the PVT plane. In the most ideal situation, a muon will travel through each of the 4 planes in which it's trajectory within the HMB structure could be reconstructed. A muon incident with a PVT plane may experience ionization loss due to inelastic collisions with atomic electrons of the material [6]. The energy transferred during these collisions can accelerate these electrons thus producing secondary showers which is detectable with an off axis detector system beneath the 4 PVT scintillating planes. Figure 2.4 shows a plot of muon ionization losses for different materials [6]. For a muon with 1GeV of energy, we can expect about 1MeV of energy loss throughout each PVT plane on average.



Figure 2.4: Ionization loss plot of a muon incident with various materials.

2.1.2 NaI Scintilators

Sodium Iodide (NaI) scintillation detectors are used to detect deflecting electrons due to potential ionization loss of the incident muon within a PVT scintillator block. The NaI detectors in which was used in HMB have rectangular cross sections with the dimensions of 15.75 x 2.25 x 4.33 inches (see figure 2.5). A rectangular cross-section NaI detector provides a larger acceptance area in contrast to a circular version.



Figure 2.5: Square cross-section NaI scintillation detectors.

When muons collide with electrons within a PVT plane, the resulting energy transfer will

accelerate the electrons which could cause many collision per path length. We can detect any deflecting electron by providing a secondary NaI detector plane which is placed around the base of the structural support of the PVT planes. Figure 2.6 shows the PVT detector tower with the NaI scintillator detectors surrounding the base.



Figure 2.6: PVT detector tower showing rectangular NaI detectors.

As these deflected electrons interact with the NaI scintillator, photons are emitted and detected by a PMT which is fixed at the end of each NaI detector. As the photons reach the PMT, they interact with a layer of photocathode material which emit electrons. These electrons are then ejected into a sequence of numerous dynode stages where each stage is roughly 100V higher in potential than the last. These dynode stages allow electrons to be proportionally multiplied where the last stage, the anode, creates a current pulse which is detected. Figure 2.7 shows the gain of an electron using a photo multiplier tube.



Figure 2.7: Inside of a PMT showing gain of an electron. https://en.wikipedia.org/wiki/Photomultiplier

2.2 Readout Electronics

2.2.1 TARGETX ASIC Overview Description



Figure 2.8: Die of TARGETX Waveform Digitizing ASIC.

The TARGETX is a waveform digitizing ASIC (figure 2.8) which is capable of digitizing analog signals at a rate of 1 Giga-Samples Per Second (GSPS) [4]. It was designed by Prof. Gary Varner and was fabricated in the TSMC 250nm CMOS process. There are 16 analog input channels where a digital readout of the data is done serially for each channel simultaneously. Each channel contains a storage array of 512 sets of 32 memory storage cells allowing a total viewable window of 16.3 μ s. A signal over threshold circuit available within the chip allows a self-triggering system which is an important feature for particle detection. The TARGETX is used to sample the analog pulses

which the silicon photodiodes and PMTs produce from light emitted due to scintillation. Previous experiments which utilizes PMTs and other photo detectors often used oscilloscopes to record and collect data. The TARGETX, dubbed "oscilloscope on a chip," is a much more efficient way for any modern particle physics experiments to record many channels of data simultaneously while saving space and power. Due to strict timing requirements, the control of the TARGETX is done with an FPGA. The FPGA is then responsible for routing this data to a PC via Ethernet protocol.

2.2.2 TARGETX Daughter Cards (Khanh Le)



Figure 2.9: Top view of TARGETX daugthercard.

The TARGETX BMD Daughtercards shown in figure 2.9 were designed and built for the Borehole Muon Detector project, but the design has been recycled for the Hawaii Muon Beamline. These daughtercards are equipped with 15 SiPM multi-pixel photon counters (MPPCs), at a pitch of 400mils, which utilizes multiple Avalanche Photodiodes in a single package shown in figure 2.10).



Figure 2.10: Hamamatsu S13360-1325CS. [3]

Each MPPC has a photosensitive area of 3mm x 3mm providing a pixel pitch of 50 (um) offering a total of 3600 pixels [3]. It can detect single photons where the pulse of each photon is superimposed

to the previous in discrete steps. Due to the discrete superimposed nature of the MPPC, it is ideal for detecting the intensity of light emitted from a device such as a scintillator. The signal produced by the MPPC is in turn monitored by an on-board TARGETX, and the TARGETX is controlled by a Xilinx SPARTAN 6 FPGA. Other components on-board the TARGETX Daughtercards include a DC-DC HV converter used for the biasing of the MPPCs, SRAM for the storage of pedestal voltages of the TARGETX, as well on power circuitry, and a temperature sensor.

HV Base for PMT

The PMT attached to the NaI crystal detects photons using 10 dynode stages which can provide gain of a primary electron as much as 100 millions times (160dB). In such a way, it is possible to detect individual photons when the incident flux of light is low where normally they were rendered undetectable. Each dynode stage is approximately 100V greater than the previous stage, with the anode being the last providing an AC coupled signal which will be read out to the TARGETX. In order to provide the voltages needed for the different dynode stages, as well as read out from an anode, an HV Base was designed and fabricated, see figure 2.11.



Figure 2.11: HV base enclosure (left) Internal HV divider board assembly (right).

The HV Base uses a circular PCB board design which contains the voltage divider circuit used in the dynode stages of the PMT (include circuitry in Appendix). It attaches to the pin end of the PMT and provides HV to the dynode stages and a signal out connector. A voltage input of up to 1500V is provided to the HV Base through an SHV connector. As a signal is produced by the PMT, it is outputted through the BNC connector of the HV Base.

2.2.3 TARGETX Extended Range Board

Due to the broad range of energies, the PMT will output a wide range of pulses with amplitudes from the millivolt range all the way up to 10s of volts. Although the TARGETX can digitize analog pulses, it is only a 2.5V device, where pulses with magnitudes greater than 2.5V can potentially damage the ASIC. In order to read out these PMT pulses of various amplitude, an amplifier board providing various gain stages for lower signals, and attenuation stages for larger signals was needed for HMB. The TARGETX Extended Range Board utilizes a total of 2 attenuation stages as well as 6 gain stages. The attenuation stages provides an attenuated signal of 10^{-2} and 10^{-1} of the original signal. The gain stages provides amplified signals of 10^0 to 10^5 . A signal pulse is injected into the TARGETX Extended Range board from the HV Base by a BNC cable. The signal is then fed to all the attenuation and gain stages simultaneously. The circuit is designed in such a way that the output of each attenuated or amplified signal is clipped at a voltage which is safe for the TARGETX. After the TARGETX digitizes each variant of the input signal, it is sent to the PC for post analysis where the largest unclipped signal is used.



Figure 2.12: View of TARGETX Extended Range Board.

2.2.4 MicroZed Board

The MicroZed board (Figure 2.13) is a low cost development board which contains a Zynq 7010 SoC. It was chosen to be used as the control and readout of the TARGETX Extended Range board, as well as control for the Clock Distribution and Triggering (CDT) board. The Zynq 7010 SoC features an Programmable Logic (PL) equivalent Artix-7 containing 28k logic cells and a total of 2.1Mb of addressable block memory. A dual-core ARM Cortex-A9 microprocessor core with clock speeds up to 667MHz resides as the Processing System (PS) side of the Zynq 7010. In order to fully utilize the MicroZed, HMB will need a carrier board which will connect to the bottom connectors

of the MicroZed, this will allow access to a total of 100 PL pins which may control a TARGETX chip. An on board Ethernet jack provides communication to a PC for data logging. The MicroZed board will be used with the TARGETX Extended Range board which it will interface through the HMBBMH motherboard.



Figure 2.13: View of Microzed board

2.2.5 SCROD A5

The SCROD A5 (figure 2.14) is a development board which was designed and have been used on multiple projects in the IDLAB. It uses a Xilinx Spartan 6 XC6SLX150T FPGA which contains 147,443 logic cells and a total of 4,824 Kb of addressable block memory. There are a total of 4 120 pin connectors which provide voltage/ground nets, and access to I/O pins of the FPGA for a connected device such as the TARGETX BMD Daughtercard.



Figure 2.14: View of SCROD board

2.2.6 HMBBMH Board



Figure 2.15: HMBBMH board configurations.

The Hawaii Muon Beamline Backplane Mezzanine Hybrid (HMBBMH) motherboard was designed specifically for HMB. The HMBBMH board is a single board that functions as two separate types of board. As in Figure 2.15, the first function of the HMBBMH board is an interface motherboard for the TARGETX Extended Range boards. Although the TARGETX Extended Range Boards provides an ASIC on-board, it does not contain an FPGA which is needed for control and transfer of data to PC. The HMBBMH board includes a LPC FMC connector which the TAR-GETX Extended Range board can connect to, as well as connectors for a controlling FPGA board. The second function of the HMBBMH motherboard allows it to act as a clock distribution and triggering board. It is necessary that the readout electronics for all detectors within HMB operate at the same frequencies with minimal phase shift. A PC external to HMB will make the final decision on whether events registered from each detector is valid. Each event needs to happen at nanoseconds apart from each other otherwise the events are most likely not related. Power may be provided through the on-board Molex connector or via VME connectors. If using VME connectors, as in HMB, variant of the boards will be seated vertically on a VME connector board. There are on-board regulators which provides power to various components on board, as well as to the connected FPGA and TARGETX Boards. The HMBBMH board was also designed so that multiple variants of the board can be in the same JTAG chain, this allows the FPGA on each board to be configured using one single TCL script without having the need to disconnect and reconnect Digilent JTAG programmers after programming each individual FPGA. The following will go more in-depth to the two separate functions of the HMBBMH Motherboard.

TARGETX Extended Range Interface Board (TXI)

Figure 2.16 shows a diagram of the features of the HMBBMH TARGETX Interface board included to be used as a TXI Board. The blocks shaded with blue represents components that are installed on the board, and blocks shaded in red represent components that are not installed. For this version of HMB, the connectors for the MicroZed board has been populated so that the Zynq 7000 may be used to control the TARGETX. All connections from the MicroZed board has been routed directly to the TARGETX Extended Range Board. An RJ45 triggering connector provides a remote clock which is relative to the clock of the whole HMB system as well as trigger bits from the CDT board. The remote clock from the Ethernet port is then inserted into a 1:2 fanout chip where copies of the clock are used for the TARGETX digitization firmware on the ZYNQ, the other copy is not used in this configuration since the on-board SFP connector will not be used.



Figure 2.16: TARGETX Extended Range Interface board configuration.

Clock Distribution and Triggering Board (CDT)

Figure 2.17 shows a diagram of the features of the HMBBMH motherboard included to be used as a CDT Board. Primarily, this variant of the HMBBMH motherboard is used as a clock distribution board. An RJ45 housing provides 8 connectors, 7 of which are used to output a remote clock

(output), and triggers to and from the detector subsystems. The connectors for the MicroZed is populated in order to used the Zynq SoC for decision logic which then determines when an external PC obtains data from the detector planes. A JTAG header pin allows for a digilent programmer to be installed to this board specifically where each subsequent HMBBMH board can be connected via an Ethernet cable using the JTAG out/in jacks were a JTAG chain could be initiated, allowing for a simple method of programming all Zynq FPGAs at a single time. Further details on how the decision logic works is explained in the next chapter.



Figure 2.17: HMBBMH Clock Distribution and Triggering board configuration.

2.2.7 External PC

An external PC which will sit next to the HMB structure will communicate with the components within the interior of HMB. The CDT board will instruct the PC when an event of interest has occurred, immediately after, the PC will query the data from the readout electronics of each detector

subsystem which will be distinguishable by distinct IP addresses. Once the data is obtained, the PC will display real-time data of the event.

2.3 HMB Enclosure

This first version of Hawaii Muon Beamline uses two different types of detector systems. The NaI detectors include a light shielded casing straight from the manufacturer, but the PVT scintillator planes are exposed. Due to this, the HMB enclosure needs to be completely shielded from any external light source. The design that was chosen for the HMB enclosure gives a completely light tight interior while still allowing I/O and power throughput. The next sections describe the mechanical components used to build the HMB enclosure, miscellaneous components used, as well as power distribution for the entire system.

2.3.1 Mechanical Subsystem

Construction of the HMB enclosure took many factors in to consideration. The first was that the interior needed to be dark. The HMB enclosure also needed to be modular which will allow different configurations need for various DUT device testing. Finally, the structure needed to have easy access to the interior as well as provide throughput connectors for I/O data and power. A frame using aluminum t-slot extrusion provides a skeletal structure for the walls which was made from plywood. The walls sit on an optical bench which takes up 48 $1/4 \ge 46 1/4$ inches of space. The exterior is 48 inches high which allows the detector tower to fit within the light tight HMB enclosure. The bottom of the HMB enclosure is bare which was done to give interior components a flat surface provided by an optics bench, allowing easily customizable setups for any future experiments.

Figure ?? showed the interior detector tower. The inside wall has been painted matte black which absorbs any light which may leak in. T-slots were used to build the 4 corners of the detector tower where the shelving of the PVT scintillator planes, made out of acrylic, provide structural stability. Space for a center shelf allows future DUT devices to be installed. In order to gain access of the components inside, the front side of the structure is completely removable. A semi-thick layer of neoprene lines the inner seams of the front wall which blocks any outside light which may seep in through cracks.

[WHERE IS THE PIC???]

2.3.2 Miscellaneous HMB Components

An I/O panel on the side wall of the HMB structure provides input and output data to an external PC. Table 2.1 shows the various connectors which are installed on the I/O panel. In total there are 6 USB throughput connectors, 4 Ethernet couplers, and one AC adapter connector. The 8 USB connectors are primarily used for connecting JTAG programmers to the HMBBMH and SCROD boards during testing, once firmware is closer to finalization, the firmware will be flashed to the board and the USB connectors may not be necessary any longer. A power strip powered by the AC adapter connector will provide AC power to any miscellaneous part that may be inside the HMB structure. So far, an Ethernet switch is the only component which will need to be plugged to the power strip. Figure 2.18 shows the I/O panel before installation.

Table 2.1: Throughput connectors on the HMB I/O panel.

8x USB throughput ports 4x Ethernet throughput ports 1x SMA throughput ports AC Adapter for internal AC power strip



Figure 2.18: View of I/O panel before installation. Holes for AC plug and SMA cable are not shown

CHAPTER 3 IMPLEMENTATION

In this chapter, the HMB components are assembled to create detector subsystems as well as the main clock distribution and triggering system. It describes the integration of the HMB components and its implementation in hardware.

3.1 Experimental Setup

There are two types of detection systems as mentioned in Chapter 2, PVT scintillator planes, and the Calorimeter system. Both the top and bottom PVT plane consists of two scintillating planes. Between both pairs of the PVT plane is a shelf where a DUT will be placed. As a particle traverses through HMB, any muon which passes through all PVT planes could be used to reconstruct its trajectory path. Any DUT on the middle shelf should show the same trajectory path as the reference beamline provided by HMB. The following subsections will show each of these detector subsystems as a whole and how everything is integrated.

3.1.1 Clock Distribution and Triggering



Figure 3.1: Block diagram of readout system. The CDT board obtains local triggers from all detector subsystems, then instructs a PC to collect data during events of interest.

The CDT board in the HMB controls the entire system, it is responsible for letting the PC know when to obtain data from all detector subsystems after determining when an event of interest has occurred. A central Ethernet switch connects the CDT, all detector subsystems, as well as the PC together. Figure 3.1 shows a block diagram of the CDT board (vellow) connected to the detector subsystems and an Ethernet switch. An RJ45 trigger cable specifically provides a synchronized remote clock, and provides local triggers from the detector subsystems to the CDT board. If in the situation of figure 3.2, when a muon is incident through each PVT plan subsequently, a local trigger from each PVT scintillating plane will signal the SCROD to collect data from the two planes in which it is connected. If data from both planes is shown to have originated from the same muon, a second level trigger is sent from the SCROD to the CDT. The CDT then determines if the lower two PVT scintillating planes signals the CDT to indicate that same muon has passed its system. If it has been too long for the second trigger from the second plane to signal the CDT, the CDT then marks the first set of data from the first PVT plane as non-usable. If in the case that a muon travels through all 4 PVT scintillating planes, the CDT sends a global trigger to the PC, indicating for it to connect data from the two SCRODs, collecting data from all four PVT scintillating planes. The PC also collects data from the NaI detector subsystems which may give additional information of the incident muon. The PC is able to collect data from each of the detector subsystems sequentially since each detector subsystems have it's own IP address.



Figure 3.2: Shown is the HMB detectors integrated together. Above are the top 2 PVT scintillation planes, the DUT shelf, and the bottom 2 PVT scintillation planes. The base is surrounded by four NaI detector systems. [add muon trajectory path]

3.1.2 Detector Subsystems

Scintillating Detector Planes

In HMB, two PVT scintillating planes will be stacked together and share the same SCROD. Each of the PVT scintillating planes will have two TARGETX daughtercards, one for the X-plane, and another for the Y-plane. The SCROD acts as a main data collector and will obtain data from each daughtercard and send it up to a PC given any events of interest.



Figure 3.3: Polyvinyl toluene detector blocks w/readout electronics.

Figure 3.4 shows an overall block diagram of the readout system for two stacked PVT detector planes. When a large enough pulse from any MPPC triggers the TARGETX, the TARGETX will obtain digitized waveforms from each of the 15 MPPCs in parallel. The data will then be stored in BRAM on the SPARTAN 6 for each of the daughtercards. The SPARTAN 6 will then packetize the data and send it to the SCROD where it is then on standby to send to the PC if requested by the CDT.



Figure 3.4: Block diagram showing two stacked detector planes sharing the same SCROD.

Calorimeters



Figure 3.5: Block diagram showing readout of a single calorimeter.

The calorimeter system in Figure 3.5 will monitor particles as they interact with the NaI crystal. The HV Base provides external HV to the PMT as well as provide a signal out to the TARGETX Extended Range board via BNC connector. The TARGETX Extended Range board of provides the eight gain stages from 10^{-2} to 10^{5} . By reading out multiple gain stages in parallel, the user may perform post-processing in determining which channel to select in processing the data which gives the most data points without the occurrence of clipping. Once an event does happen, the STRAP board will send this information to the CDT control board, then from there, it is decided whether or not the data should be sent to the PC.

3.1.3 Firmware Implementation

Although the firmware used to control the TARGETX has been written in the past, effort was required in order to port over the TARGETX firmware to the Zynq 7010 as well as the SPARTAN 6 [Need to mention this earlier]. The following itemized list shows all the devices in which custom firmware was required.

- TARGETX Extended Range Board ZYNQ 7010
- CDT Board ZYNQ 7010
- SCROD SPARTAN 6
- TARGETX Daughtercard SPARTAN 6

Figure 3.6 shows a Vivado block diagram of the processing side (PS) of the ZYNQ 7010. The two IP blocks of interest are the HMB_TX_Ethernet_Regs_0 and GPR_Registers. The GPR_Registers_0 custom IP block contains 24 32-bit registers which are required for the TARGETX firmware. Each register specifically controls a parameter of the TARGETX readout state machine which allows configuration and operation of the TARGETX. APPENDIX shows where each register connects to to, its function, and a block diagram of TARGETX readout firmware. HMB_TX_Ethernet_Regs_0 IP block has been implemented in the programmable logic (PL) side of the Zynq which acts as a buffer for waveform data obtained from the TARGETX. The rest of the IP blocks are required to allow the PL to interact with the PS.



Figure 3.6: Block diagram in Vivado shows the processing system implementation interconnects in the programmable logic side. Software loads values into GPR_Registers_0 which controls the TARGETX readout state machine. Data produced from the TARGETX is then sent through an AXI FIFO, HMB_TX_Ethernet_Reg_0 back to the PS where code resides which sends data to a PC via Gigabit Ethernet.

3.1.4 Power Distribution

There are numerous power rails needed for the HMB system: 24V, 6V, -6V, and ground. These are all provided by An Excelsive power supply which is installed on an exterior shelf of the HMB structure which provides up to 4 different voltages. Various power modules may be installed in up to four slots of the power supply which is able to output a maximum of 600W. Table 3.1 shows the power modules used for the HMB along with their set voltage and maximum output power.

Model	Set Voltage	Maximum output
XG7	12V	120W
XG3	6V	240W
XG2	-6V	200W

Table 3.1: Xcelsys Power Mods used in the HMB

The Excelsys power supply sits on an outside shelf where each rail is fed through to an interior bus. A custom HV power supply, also on the exterior shelf of the HMB structure, provides HV to PMTs within the HMB structure. The HV is distributed by an array of SHV connectors which are in a parallel configuration and bypassed with a high voltage 0.01 (uF) capacitor. Most of the components within the HMB structure require 6V to be powered, with the exception of the negative supply on-board the TARGETX Extended Range board, where -6V is needed, and the HV power supply which also needs 24V. Table 3.2 shows each component and breaks down the voltages needs. The power consumption in the table shows the maximum power each device may draw. It is shown that the components in the HMB will only draw 129.9W of power, this is well within the maximum the Excelsys is able to handle.

Figure 3.7 shows a block diagram of the Excelsive power supply and how power is distributed throughout the system. The red blocks are exterior to the system, where the blue blocks are interior. A power budget shows that the Excelsive power supply is more than capable of providing the power needed to the electronics.

Device	Volts	Current	Power	QTY	Total
HV Power Supply	24V	2.7A	64.8W	1	64.8W
	6V	0.3A	1.8W	1	1.8W
	-6V	0.1A	0.6W	1	0.6W
HMBBMH	6V	$0.4167 \mathrm{A}$	2.5W	3	7.5W
MicroZed	6V	0.8A	4.8W	3	14.4W
TXGain	6V	0.8A	4.8W	2	9.6W
	-6V	0.1A	0.6W	2	1.2W
SCROD/TXDC	6V	2.5A	15W	2	30W
Total			94.9W		129.9W

Table 3.2: Maximum power draw from each component. TXDC is TARGETX daughter card



Figure 3.7: Power distribution of HMB components.

CHAPTER 4 RESULTS

[This results section for this draft is still being written and will be complete by the time of defense on Oct. 31st]

4.1 HMB Commission Results

4.1.1 PMT Readout of Calorimeter Systems

This will consist of the three following results

Readout using scope

Before adding the calorimeter system to the HMB, as a sanity check, it was extensively testing using a Cobalt-60 radioactive source. Tests were inconclusive as the source wasn't visible after post-processing of data. Further tests were done which tests the input high voltage could be before the PMT completely shut off. It was concluded that the lower threshold is around 720V, where the upper threshold is around 1300V.

[Expand section and add plots from said tests]

4.1.2 Dynamic Range and Noise Analysis of TARGETX Gain Board

The following histograms show the gains of the TARGETX dynamic range board according to separate input pulses.

[Expand section]



Figure 4.7: 1mV input pulse showing 10^3 gain.



Figure 4.1: 10V input pulse showing 10^{-2} attenuation stage. 10k events.



Figure 4.2: 10V input pulse showing 10^{-1} attenuation stage.



Figure 4.3: 1V input pulse showing unity gain.



Figure 4.4: 1mV input pulse showing unity gain.



Figure 4.5: 1mV input pulse showing 10^1 gain.



Figure 4.6: 1mV input pulse showing 10^2 gain.

4.1.3 HMB Enclosure Dark Tests

The following two plots shows histograms from dark tests within the HMB enclosure. A MPPC SiPM device was inserted into the enclosure before sealing. Any pulses seen on the scope from the MPPC are generally due to thermal noise. Taking 10,000 events and plotting a histogram should show bins close to baseline noise.



Figure 4.8: HMB dark tests with outside lights on.



Figure 4.9: HMB dark tests with outside lights off.

4.1.4 Clock Distribution and Timing Tests

Tests were done to test clock distribution from the CDT board and timing due to clock signals traveling different distances between boards.

[Show a screenshot of clocks from all boards and show phase difference.]

4.1.5 MPPC Readout of Scintillating Planes

- 4.2 Initial Muon Beam Results
- 4.2.1 Scintillator Plane Positioning
- 4.2.2 Tracking Results
- 4.2.3 Initial Muon Reconstruction

CHAPTER 5 FUTURE WORK

[To be completed by the time of defense data on Oct. 31st]

CHAPTER 6 CONCLUSION

[To be completed by the time of defense data on Oct. 31st]

BIBLIOGRAPHY

- [1] L. Ruckman, G. Varner, K. Nishimura. Development of an Imaging Time-of-Propagation (*iTOP*) prototype detector, March 2010.
- [2] T. Stanev. High Energy Cosmic Rays, 2010.
- [3] Hamamatsu. MPPCs for precision measurement, HAMAMATSU S13360-4658CS, Nov 2016.
- [4] Instrumentation Development Laboratory. TARGETX 16-channel, GSPS Transient Waveform Recorder with Self-Triggering and Fast, Selective Window Readout. Physics and Astronomy Department, University of Hawaii, May 2015.
- [5] Saint Gobain. Plastic Scintillating Fibers, Aug 2016.
- [6] J. Beringer, et al. Passage of Particles through Matter 2014 Edition, Dec 2014.
- [7] Saint Gobain. Scintillation Detectors, Nov 2016.