



University of Hawai'i Manoa Version 0.9 February 2009 Instrumentation Development Laboratory

TARGET1 16-channel, GSPS Transient Waveform Recorder with Self-Triggering and Fast, Selective Window Readout

General Description

The first-generation TeV Array with GSa/s sampling and Experimental Trigger (TARGET1) ASIC is a 16-channel transient waveform recorder initially designed to monolithically and inexpensively instrument large arrays of photodetectors. However the very general nature of the signal recording, the programmable input termination, the narrow digitization selection window, and fast single conversion make it useful in a number of applications. In order to support large arrays, selftriggering capabilities have been incorporated to permit event-of-interest identification as well as data sparsification.

Intended for detectors needing sampling rates of 1-2 Giga-samples per second (GSPS), triggered readout rates of up to 50kHz are possible, depending upon the resolution and performance of Wilkinson time encoding inside a companion Field Programmable Gate Array. Each channel has 8 rows of 512 storage cells, or 4096 storage samples available.

Features

- → High density (16 channels)
- → Good timing performance
- → 9-10 bits of resolution
- → Fast conversion (<0.5us/32 samples)
- → Random access to groups of 16 samples
- → Flexible operating modes
- \rightarrow 100 Ω , 1k and 10k programmable terminators

Key Specifications

- → Low power (<10mW/channel)
- \rightarrow Giga-sample per second recording
- \rightarrow Selective (windowed) readout
- → 4,096 storage samples/channel

Applications

- → Next generation TeV gamma readout
- → Low-cost, highly integrated systems
- ➔ Collider Detector instrumentation
- ➔ Portable/pocket oscilloscope





Pin-out Functional Listing

A detailed list of pin numbers corresponding to the symbol on the preceding page. Color coding has been used to clarify signal type and group by functionality. Additional comments are provided to indicate relationships, function, or suggested interconnect values. All purple signals correspond to analog signals and are set either by pull-up resistor or voltage regulator, except for VrampRef (optional external capacitor) and Asum (can discriminate to require number triggers active).



Pin# Pin Name		Connection type	Comments		
1	eRFSEL_1	Termination Select bit 1	100 Ohm (1=active)		
2 eRFSEL_2		Termination Select bit 2	1k Ohm (1=active)		
3	VDD3	2.5V power (VDD)			
4	Vped1	Ped voltage ref PDin 1	1.3V nom.		
5	ePDin1	PhotoDector input 1	term to Vped1		
6	ePDin2	PhotoDector input 2	term to Vped23		
7	Vped23	Ped voltage ref PDin2, PDin3			
8	ePDin3	PhotoDector input 3	term to Vped23		
9	ePDin4	PhotoDector input 4	term to Vped45		
10	Vped45	Ped voltage ref PDin4, PDin5			
11	ePDin5	PhotoDector input 5	term to Vped45		
12	ePDin6	PhotoDector input 6	term to Vped67		
13	Vped67	Ped voltage ref PDin6, PDin7			
14	ePDin7	PhotoDector input 7	term to Vped67		
15	ePDin8	PhotoDector input 8	term to Vped89		
16	Vped89	Ped voltage ref PDin8, PDin9			
17	ePDin9	PhotoDector input 9	term to Vped89		
18	ePDin10	PhotoDector input 10	term to Vped1011		
19	Vped1011	Ped voltage ref PDin10, PDin11			
20	ePDin11	PhotoDector input 11	term to Vped1011		
21	ePDin12	PhotoDector input 12	term to Voed1213		
22	Vned1213	Ped voltage ref PDin12_PDin13			
23	ePDin13	PhotoDector input 13	term to Vned1213		
24	ePDin14	PhotoDector input 14	term to Vped1415		
25	Vned1415	Ped voltage ref PDin14 PDin15	territo apearato		
26	ePDin15	PhotoDector input 15	term to Voed1415		
27	ePDin18	PhotoDector input 16	term to Vped16		
28	Vped16	Ped voltage ref PDin 16	territe apears		
29	GND29	0V power (GND = VSS)			
	011020				
30	eRESEL 3	Termination Select bit 3	10k Ohm (1=artive)		
30	eRFSEL_3	Termination Select bit 3	10k Ohm (1=active)		
30	eRFSEL_3 GND31	Termination Select bit 3 OV power (GND = VSS)	10k Chm (1=active)		
30 31 32	GND31 ABUFbias	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias	10k Ohm (1=active) 50k Ohm pull-up		
30 31 32 33	eRFSEL_3 GND31 ABUFbias GND33	Termination Select bit 3 0V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS)	10k Ohm (1=active) 50k Ohm pull-up		
30 31 32 33 34	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2	Termination Select bit 3 0V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS) Sample Timing Sel Row 2 Cample Timing Sel Row 2	10k Ohm (1=active) 50k Ohm pull-up enable for TSA 2in		
30 31 32 33 34 35	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4	Termination Select bit 3 ØV power (GND = VSS) Analog input buffer bias ØV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4	10k Chm (1=active) 50k Chm pull-up enable for TSA2in enable for TSA2in		
30 31 32 33 34 35 36	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 4 Sample Timing Sel Row 4 Sample Timing Sel Row 6	10k Ohm (1=active) 50k Ohm pull-up enable for TSA2in enable for TSA2in enable for TSA2in		
30 31 32 33 34 35 36 37	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_8 eTSA_8	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4 Sample Timing Sel Row 8 Sample Timing Sel Row 8	10k Ohm (1=active) 50k Ohm pull-up enable for TSA2in enable for TSA2in enable for TSA2in enable for TSA2in		
30 31 32 33 34 35 36 37 38 37 38	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6 eTSA_8 VDD38	Termination Select bit 3 0V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4 Sample Timing Sel Row 6 Sample Timing Sel Row 8 2.5V power (VDD)	10k Ohm (1=active) 50k Ohm pull-up enable for TSA2in enable for TSA2in enable for TSA2in enable for TSA2in		
30 31 32 33 34 35 36 37 38 39	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6 eTSA_6 eTSA_8 VDD38 eBOB_1	Termination Select bit 3 0V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.5V power (VDD 9 Wilkinson Output Buttom #1	10k Ohm (1=active) 50k Ohm pull-up enable for TSA2in enable for TSA2in enable for TSA2in enable for TSA2in enable for TSA2in of sel 16, col = 1		
30 31 32 33 34 35 36 37 38 39 40	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6 eTSA_8 VDD38 eBOB_1 eBOB_2	Termination Select bit 3 0V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS) Sample Timing Sel Row 4 Sample Timing Sel Row 4 Sample Timing Sel Row 6 Sample Timing Sel Row 8 2.5V power (VDD) Wikinson Output Bottom#1 Wikinson Output Bottom	10k Ohm (1=active) 50k Ohm pull-up enable for TSA 2in enable for TSA 2in enable for TSA 2in enable for TSA 2in of sel 16, col = 1 of sel 16, col = 2		
30 31 32 33 34 35 36 37 38 39 40 41	eRFSEL_3 GND31 ABUFDias GND33 eTSA_4 eTSA_6 eTSA_6 eTSA_6 eTSA_8 VDD38 eBOB_1 eBOB_2 eBOB_3 eBOB_3	Termination Select bit 3 0V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 3 Sample Timing Sel Row 6 Sample Timing Sel Row 8 Visinson Output Bottom#1 Wilsinson Output Bottom#3	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in enable for TSA 2in enable for TSA 2in enable for TSA 2in of set 18, col = 1 of set 18, col = 2 of set 16, col = 3		
30 31 32 33 34 35 36 37 38 39 40 41 41 42	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6 eTSA_8 VDD38 eBOB_1 eBOB_2 eBOB_3 eBOB_4 eBOB_4	Termination Select bit 3 ØV power (GND = VSS) Analog input buffer bias ØV power (OND = VSS) Sample Timing Sel Row 4 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.5V power (VDD Wilkinson Output Bottom #1 Wilkinson Output Bottom #3 Wilkinson Output Bottom #4	10k Chm (1=active) 50k Chm pull-up enable for TSA2in enable for TSA2in enable for TSA2in of sel 18, col = 1 of sel 18, col = 2 of sel 18, col = 3 of sel 18, col = 4		
30 31 32 33 34 35 36 37 38 39 40 41 41 42 43	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6 eTSA_6 eTSA_8 VD038 eBOB_1 eBOB_2 eBOB_3 eBOB_4 eBOB_5 DD020	Termination Select bit 3 6V power (GND = VSS) Analog input buffer bias 6V power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 8 Sample Timing Sel Row 8 Sample Timing Sel Row 8 2.6V power (VDD) Wikinson Output Bottom#1 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#4	10k Ohm (1=active) 50k Ohm pull-up enable for TSA 2in enable for TSA 2in enable for TSA 2in enable for TSA 2in of set 18, col = 1 of set 18, col = 2 of set 18, col = 4 of set 18, col = 4 of set 18, col = 5		
30 31 32 33 34 35 36 37 38 40 41 41 42 43 44	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6 eTSA_8 eBOB_1 eBOB_1 eBOB_1 eBOB_3 eBOB_4 eBOB_4 eBOB_5 eBOB_6	Termination Select bit 3 6V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.8V power (VDD Wikinson Output Bottom#2 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#5 Wikinson Output Bottom#5 Wikinson Output Bottom#5	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in enable for TSA 2in enable for TSA 2in enable for TSA 2in of sel 18, col = 1 of sel 18, col = 2 of sel 18, col = 3 of sel 18, col = 5 of sel 18, col = 5 of sel 18, col = 5		
30 31 32 33 35 36 37 36 37 38 39 9 9 9 9 9 40 41 41 42 44 44 45	erFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_2 eTSA_6	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 4 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.5V power (VDD) Wilkinson Output Bottom#1 Wilkinson Output Bottom#2 Wilkinson Output Bottom#4 Wilkinson Output Bottom#4 Wilkinson Output Bottom#4 Wilkinson Output Bottom#6 Wilkinson Output Bottom#6 Wilkinson Output Bottom#6	10k Ohm (1=active) 50k Ohm pull-up enable for TSA 2in of set 18, col = 1 of set 18, col = 2 of set 18, col = 2 of set 18, col = 4 of set 18, col = 5		
30 31 32 33 34 35 36 37 39 40 41 42 43 44 45 45 46 46	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_2 eTSA_6	Termination Select bit 3 6V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 8 2.5V power (VDD 2.5V power (VDD Wikinson Output Bottom#1 Wikinson Output Bottom#4 Wikinson Output Bottom#5 Wikinson Output Bottom#5 Wikinson Output Bottom#7 Wikinson Output Bottom#7 Wikinson Output Bottom#7	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in enable for TSA 2in enable for TSA 2in enable for TSA 2in of sel 18, col = 1 of sel 18, col = 2 of sel 18, col = 3 of sel 18, col = 3 of sel 18, col = 5 of sel 18, col = 6 of sel 18, col = 7 of sel 18		
30 31 32 33 34 35 36 35 36 37 37 39 40 41 41 42 43 44 45 46 46 47 7	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_2 eTSA_6	Termination Select bit 3 ØV power (GND = VSS) Analog input buffer bias ØV power (GND = VSS) Sample Timing Sel Row 4 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.5V power (VDD Wikinson Output Bottom #3 Wikinson Output Bottom #3 Wikinson Output Bottom #4 Wikinson Output Bottom #4 Wikinson Output Bottom #6 Wikinson Output Bottom #7 Wikinson VER Wikinson VER Wik	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in of sel 16, col = 1 of sel 16, col = 2 of sel 16, col = 3 of sel 16, col = 3 of sel 16, col = 4 of sel 16, col = 6 of sel 16, col = 6 of sel 16, col = 8		
30 31 32 33 34 35 36 37 39 40 40 41 41 42 43 44 45 46 47 47 48	eRFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_6 eTSA_6 eTSA_6 eTSA_6 eBOB_1 eBOB_1 eBOB_2 eBOB_4 eBOB_6 eBOB_6 eBOB_7 eBOB_9 eBOB_10	Termination Select bit 3 6V power (GND = VSS) Analog input buffer bias 0V power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 8 Sample Timing Sel Row 8 2.5V power (VDD Wikinson Output Bottom#1 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#6 Wikinson Output Bottom#6 Wikinson Output Bottom#7 Wikinson Output Bottom#7 Wikinson Output Bottom#7 Wikinson Output Bottom#7 Wikinson Output Bottom#8 Wikinson Output Bottom#8	10k Chm (1=active) 50k Chm pull-up enable for TSA2in of sel 18, col = 1 of sel 18, col = 2 of sel 16, col = 3 of sel 18, col = 6 of sel 18, col = 6 of sel 18, col = 8 of sel 18, col = 9 of sel 18, col = 9 of sel 18, col = 1		
30 31 32 33 34 35 36 35 36 39 40 41 41 42 43 43 44 45 46 46 47 48 49 50	eRFSEL_3 GND31 ABUFbias GND33 eTSA_4 eTSA_4 eTSA_6 eTSA_6 eTSA_8 VD039 eBO8_1 eBO8_3 eBO8_4 eBO8_6 eBO8_6 eBO8_6 eBO8_6 eBO8_7 eBO8_11 eB	Termination Select bit 3 ØV power (GND = VSS) Analog input buffer bias ØV power (GND = VSS) Sample Timing Sel Row 4 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.87 power (VDD Wikinson Output Bottom #1 Wikinson Output Bottom #3 Wikinson Output Bottom #4 Wikinson Output Bottom #4 Wikinson Output Bottom #6 Wikinson Output Bottom #7 Wikinson Output Bottom #7 Wikinson Output Bottom #7 Wikinson Output Bottom #7 Wikinson Output Bottom #8 Wikinson Output Bottom #8 Wikinson Output Bottom #8 Wikinson Output Bottom #8 Wikinson Output Bottom #10 Wikinson Output Bottom #10 Wikinson Output Bottom #10	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in of sel 18, col = 1 of sel 18, col = 2 of sel 18, col = 3 of sel 18, col = 5 of sel 18, col = 6 of sel 16, col = 8 of sel 16, col = 10 of sel 16, col = 10 of sel 16, col = 10		
30 31 32 33 35 36 36 36 36 36 37 39 40 41 42 43 44 45 46 46 46 45 46 45 50	ePFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_6 eTSA_6 eTSA_6 eTSA_6 eTSA_6 eTSA_6 eTSA_6 eBOB_2 eBOB_2 eBOB_2 eBOB_2 eBOB_2 eBOB_2 eBOB_6 eBOB_7 eBOB_6 eBOB_10 eBOB_12 eBOB_12 eBOB_12	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 3 Sample Timing Sel Row 6 Sample Timing Sel Row 6 2.6V power (VDD) Wikinson Output Bottom#1 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#6 Wikinson Output Bottom#6 Wikinson Output Bottom#6 Wikinson Output Bottom#7 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#10 Wikinson Output Bottom#10 Wikinson Output Bottom#11 Wikinson Output Bottom#11 Wikinson Output Bottom#11	10k Ohm (1=active) 50k Ohm pull-up enable for TSA2in of set 18, col = 1 of set 16, col = 2 of set 16, col = 3 of set 16, col = 3 of set 16, col = 7 of set 16, col = 1 of set 16, col = 11		
30 31 32 33 34 35 35 35 35 36 39 40 40 42 43 44 45 46 47 47 48 49 50 51	ePFSEL_3 GND31 ABUPbias GND33 eTSA_2 eTSA_4 eTSA_8 eTSA_8 eTSA_8 eTSA_8 eTSA_8 eTSA_8 eBC8_1 eBC8_1 eBC8_1 eBC8_2 eBC8_4 eBC8_6 eBC8_6 eBC8_9 eBC8_9 eBC8_1	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.8V power (VDD Wikinson Output Bottom#2 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#5 Wikinson Output Bottom#5 Wikinson Output Bottom#7 Wikinson Output Bottom#7 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#1 Wikinson Output Bottom#1 Wikinson Output Bottom#1 Wikinson Output Bottom#1 Wikinson Output Bottom#10 Wikinson Output Bottom#10 Wikinson Output Bottom#12 Wikinson Output Bottom#12 Wikinson Output Bottom#12	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in enable for TSA 2in enable for TSA 2in enable for TSA 2in of sel 18, col = 1 of sel 18, col = 2 of sel 18, col = 3 of sel 18, col = 6 of sel 18, col = 6 of sel 18, col = 8 of sel 18, col = 8 of sel 18, col = 8 of sel 16, col = 10 of sel 16, col = 12 of sel 16, col = 12 of sel 16, col = 12		
30 31 32 33 34 35 36 36 36 36 37 39 39 39 39 40 40 40 40 40 40 40 40 50 50 51 52 52 52 52 52 52 52 52 52 52 52 52 52	ePFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_4 eTSA_4 eTSA_6 eTSA_8 eTSA_6 eTSA_8 eTSA_6 eTSA_8 eTSA_6	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 2 Sample Timing Sel Row 8 Sample Timing Sel Row 8 Wikinson Output Bottom #4 Wikinson Output Bottom #5 Wikinson Output Bottom #10 Wikinson Output Bottom #10 Wikinson Output Bottom #13 Wikinson Output Bottom #13 Wikinson Output Bottom #13 Wikinson Output Bottom #13	10k Ohm (1=active) 50k Ohm pull-up enable for TSA 2in of set 16, col = 1 of set 16, col = 2 of set 16, col = 3 of set 16, col = 7 of set 16, col = 7 of set 16, col = 7 of set 16, col = 11		
30 31 32 33 36 36 37 39 40 41 41 42 43 44 45 43 44 45 50 51 51 52 53 53	ePFSEL_3 GND31 ABUPbias CND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6 eTSA_9 eBOB_1 eBOB_1 eBOB_2 eBOB_1 eBOB_2 eBOB_4 eBOB_6 eBOB_6 eBOB_1	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.5V power (VDD 2.5V power (VDD Wikinson Output Bottom#1 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#6 Wikinson Output Bottom#7 Wikinson Output Bottom#7 Wikinson Output Bottom#7 Wikinson Output Bottom#8 Wikinson Output Bottom#1 Wikinson Wikinson	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in of sel 16, col = 1 of sel 16, col = 2 of sel 16, col = 3 of sel 16, col = 3 of sel 16, col = 6 of sel 16, col = 7 of sel 16, col = 8 of sel 16, col = 10 of sel 16, col = 11 of sel 16, col = 12 of sel 16, col = 14		
30 31 32 33 36 36 37 39 40 40 41 42 43 39 40 40 41 42 43 34 45 45 45 55 55 55 55 55 55	ePFSEL_3 GNO31 ABUFbias GNO33 eTSA_2 eTSA_4 eTSA_4 eTSA_4 eTSA_4 eTSA_8 VDO36 eBO6_1 eBO6_3 eBO6_3 eBO6_4 eBO6_4 eBO6_6 eBO6_7 eBO6_6 eBO6_12 eBO6_12 eBO6_14 eBO6_14 eBO6_14 eBO6_14	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 2 Sample Timing Sel Row 8 Sample Timing Sel Row 8 Wikinson Output Bottom #13 Wikinson Output Bottom #13 Wikinson Output Bottom #13 Wikinson Output Bottom #14 Wikinson Output Bottom #15 Wikinson Output Bottom #15 Wikinson Output Bottom #16	10k Ohm (1=active) 50k Ohm pull-up enable for TSA 2in of set 16, col = 1 of set 16, col = 2 of set 16, col = 3 of set 16, col = 3 of set 16, col = 6 of set 16, col = 6 of set 16, col = 7 of set 16, col = 7 of set 16, col = 7 of set 16, col = 10 of set 16, col = 11 of set 16, col = 11 of set 16, col = 11 of set 16, col = 15 of set 16, col = 15 of set 16, col = 15		
30 31 32 33 36 36 37 37 38 39 40 40 41 41 42 43 44 45 45 45 55 55 55 55 55 55	ePFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.5V power (VDD 2.5V power (VDD Wikinson Output Bottom#1 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#6 Wikinson Output Bottom#6 Wikinson Output Bottom#7 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#7 Wikinson Output Bottom#10 Wikinson Output Bottom#11 Wikinson Output Bottom#11 Wikinson Output Bottom#11 Wikinson Output Bottom#11 Wikinson Output Bottom#12 Wikinson Output Bottom#14 Wikinson VEND#16 Wikinson VEND#16 W	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in of sel 16, col = 1 of sel 16, col = 2 of sel 16, col = 3 of sel 16, col = 6 of sel 16, col = 10 of sel 16, col = 11 of sel 16, col = 12 of sel 16, col = 14 of sel 16, col = 15 of sel 16, col = 15		
30 31 32 33 35 36 37 38 36 37 38 36 37 38 40 41 41 41 42 43 44 45 46 46 46 50 51 52 53 54 55 55 55 55	ePFSEL_3 GNO31 GNO31 GNO33 GNO33 GNO33 GNO33 eTSA_6 eTSA_7 eTSA_6 eTSA_8 WDO36 eBO6_1 eBO6_3 eBO6_3 eBO6_3 eBO6_6 eBO6_7 eBO6_7 eBO6_7 eBO6_7 eBO6_1	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 2 Sample Timing Sel Row 8 Sample Timing Sel Row 8 Wikinson Output Bottom#4 Wikinson Output Bottom#5 Wikinson Output Bottom#19 Wikinson Output Bottom#10 Wikinson Output Bottom#14 Wikinson Output Bottom#14 Wikinson Output Bottom#15 Wikinson Output Bottom#15 Wikinson Output Bottom#15 Wikinson Output Bottom#16 Selfor Selfor Sel	10k Ohm (1=active) 50k Ohm pull-up enable for TSA 2in of set 18, col = 1 of set 16, col = 2 of set 16, col = 4 of set 16, col = 5 of set 16, col = 6 of set 16, col = 7 of set 16, col = 7 of set 16, col = 10 of set 16, col = 11 of set 16, col = 13 of set 16, col = 11 of set 16, col = 16		
30 31 32 33 34 35 36 36 39 39 40 41 42 43 40 40 41 45 53 53 53 55 55 55 55 55 55 55 55	ePFSEL_3 GND31 ABUFbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_8 eTSA_6 eTSA_8 eTSA_6 eTSA_8 eTSA_6	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.5V power (VDD Wikinson Output Bottom#1 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#6 Wikinson Output Bottom#6 Wikinson Output Bottom#7 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#10 Wikinson Output Bottom#11 Wikinson Output Bottom#11 Wikinson Output Bottom#12 Wikinson Output Bottom#12 Wikinson Output Bottom#14 Wikinson Output Bottom#14 Wiki	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in of sel 16, col = 1 of sel 16, col = 2 of sel 16, col = 3 of sel 16, col = 6 of sel 16, col = 7 of sel 16, col = 7 of sel 16, col = 7 of sel 16, col = 10 of sel 16, col = 11 of sel 16, col = 12 of sel 16, col = 11 of sel 16, col = 12 of sel 16, col = 11 of sel 16, col = 12 of sel 16, col = 12 of sel 16, col = 14 of sel 16, col = 15 of sel 16, col = 14 of sel 16, col = 15 of sel 16, col = 14 of sel 16, col = 15 of sel 16, col = 16		
30 31 32 33 33 35 36 37 38 36 37 38 40 41 41 42 46 46 46 46 46 46 55 55 55 55 55 55 55 55 55 55 55 55	ePFSEL_3 GND31 ABUPbias GND33 eTSA_2 eTSA_4 eTSA_6 eTSA_6 eTSA_7 eBOB_1 eBOB_1 eBOB_2 eBOB_2 eBOB_2 eBOB_2 eBOB_6 eBOB_2 eBOB_1	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 4 Sample Timing Sel Row 4 Sample Timing Sel Row 8 2.8V power (VDD) Wikinson Output Bottom #1 Wikinson Output Bottom #4 Wikinson Output Bottom #4 Wikinson Output Bottom #4 Wikinson Output Bottom #5 Wikinson Output Bottom #6 Wikinson Output Bottom #7 Wikinson Output Bottom #7 Wikinson Output Bottom #8 Wikinson Output Bottom #1 Wikinson Output Bottom #1 Wikinson Output Bottom #1 Wikinson Output Bottom #1 Wikinson Output Bottom #11 Wikinson Output Bottom #12 Wikinson Output Bottom #12 Wikinson Output Bottom #13 Wikinson Output Bottom #15 Wikinson Output Bottom #15 Wikinson Output Bottom #15 Wikinson Output Bottom #16 Wikinson Output Bottom #15 Wikinson Output Bottom #16 Wikinson Output Bottom #17 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Output Bottom #17 Wikinson Output Bottom #16 Wikinson Output Bottom #17 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Output Bottom #17 Wikinson Output Bottom #16 Wikinson Output Bottom #17 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Output Bottom #17 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Output Bottom #16 Wikinson Miton #16	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in enable for TSA 2in enable for TSA 2in enable for TSA 2in of sel 16, col = 1 of sel 16, col = 2 of sel 16, col = 3 of sel 16, col = 3 of sel 16, col = 6 of sel 16, col = 6 of sel 16, col = 8 of sel 16, col = 8 of sel 16, col = 8 of sel 16, col = 16 of sel 16, col = 11 of sel 16, col = 12 of sel 16, col = 12 of sel 16, col = 12 of sel 16, col = 14 of sel 16, col = 15 of sel 16, col = 16 100pF (n c.) 8k pul-idown		
30 31 31 33 33 33 33 33 33 33 33 33 33 33	ePFSEL_3 GND31 GND31 GND33 GND33 GND33 eTSA_6 eTSA_2 eTSA_6 eTSA_8 eTSA_6 eTSA_8 eTSA_8 eTSA_6 eTSA_8 eTSA_6 eTSA_8 eTSA_6 eTSA_8 eTSA_6 eTSA_6 eTSA_6 eTSA_8 eTSA_6 eTSA_	Termination Select bit 3 OV power (GND = VSS) Analog input buffer bias OV power (GND = VSS) Sample Timing Sel Row 2 Sample Timing Sel Row 2 Sample Timing Sel Row 6 2.5V power (VDD) Wikinson Output Bottom#1 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#4 Wikinson Output Bottom#6 Wikinson Output Bottom#6 Wikinson Output Bottom#6 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#8 Wikinson Output Bottom#10 Wikinson Output Bottom#11 Wikinson Output Bottom#11 Wikinson Output Bottom#13 Wikinson Output Bottom#14 Wikinson Output Bottom#13 Wikinson Output Bottom#14 Wikinson Output Bottom#15 Wikinson Output Bottom#14 Wikinson Output Bottom#14 Wikinson Output Bottom#15 Super buffer bias	10k Chm (1=active) 50k Chm pull-up enable for TSA 2in of sel 16, col = 1 of sel 16, col = 2 of sel 16, col = 3 of sel 16, col = 3 of sel 16, col = 7 of sel 16, col = 11 of sel 16, col = 11 of sel 16, col = 13 of sel 16, col = 14 of sel 16, col = 15 of sel 16, col = 16 of sel 16, col = 17 of sel 16, col = 16 of sel 16, col = 16 of sel 16, col = 17 of sel 16, col = 16 00pF (n.c) B8k pull-down 50k pull-up		

Pin # Pin Name	Connection type	Comments
61 GND61	0V power (GND = VSS)	
62 eRAMP	Initiate Vramp	PRO or Raw CMP
63 GND63	0V power (GND = VSS)	
64 TRGbias	bias current for TRG comp	20k pull-up
65 TRGthresh	threshold for TRG comp	about 1 3V nom
66 eSGN	TRG signal polarity	YOR w/comp out
67 eMUXraw	Multipley of 1-shot or raw out	1= raw comp out
68 White	bias for 1-shot Width adi	voltage input
60 eTPC euro	Diaital curs of all come outpute	OP of 16
70 Agum	Analog sum of all comp. outputs	Unt UI 10
70 ASUIT	Analog sum of all comp. outputs	T∼ N(UII)
71 VDD/1	(CND =)(SE)	
72 GND72	UV power (GND = V55)	
73 eRCU	Ropple Carry Out (sample rate)	monitor
74 eTSAZIN	sample Timing Strobe #2	even row sample
75 et SA1in	sample Timing Strobe #1	odd row sample
76 VDD76	2.5V power (VDD)	
77 GND77	0V power (GND = VSS)	
78 ROGND	Ripple Oscillator GND	0V nom.
79 ROVDD	Ripple Oscillator VDD	2.5V (@~2GSa/s)
80 CMPbias	Wilkinson Comparator bias	50k pull-up
81 VDD81	2.5V power (VDD)	
82 GND82	0V power (GND = VSS)	
83 eRow_All	Enable a Row for Readout	0 = all output off
84 eRow_\$5	Row Select bit 5	
85 eRow S4	Row Select bit 4	
86 eRow 53	Row Select bit 3	64 indep rows
87 eRow \$2	Row Select bit 2	(8x per chan,
88 eRow S1	Row Select bit 1	top + bottom)
89 eRow S0	Row Select bit 0	
90 VDD81	2.5V power (VDD)	
01 Col. S/	Column Salact hit 4	
00.04.00	Column Select bit 9	F10 1 110
82 C0I_53	Column Select bit 3	512 samples/16
93 C0I_52	Column Select bit 2	= 32 groups
94 C0[_S1	Column Select bit 1	(5-bit addressing)
95 C01_50	Column Select bit 0	
96 GND96	UV power (GND = V55)	
97 eBOT_16	Wikinson Output Top #16	
98 eBOT_15	Wilkinson Output Top #15	
99 eBOT_14	Wilkinson Output Top #14	
100 eBOT_13	Wilkinson Output Top #13	
101 eBOT_12	Wilkinson Output Top #12	
102 eBOT_11	Wilkinson Output Top #11	
103 eBOT_10	Wilkinson Output Top #10	
104 eBOT_9	Wilkinson Output Top #9	
105 eBOT_8	Wilkinson Output Top #8	
106 eBOT_7	Wilkinson Output Top #7	
107 eBOT_6	Wilkinson Output Top #8	
108 eBOT_5	Wilkinson Output Top #5	
109 eBOT_4	Wilkinson Output Top #4	
110 eBOT_3	Wilkinson Output Top #3	
111 eBOT 2	Wilkinson Output Top #2	
112 eBOT_1	Wilkinson Output Top #1	
113 VDD113	2.5V power (VDD)	
114 eTSA_7	Sample Timing Sel Row 7	enable for TSA1in
115 eTSA 5	Sample Timing Sel Row 5	enable for TSA1in
116 eTSA 3	Sample Timing Sel Row 3	enable for TSA1in
117 eTSA 1	Sample Timing Sel Row 1	enable for TSA1in
118 GND118	IV power (GND = VSS)	
119 PUbias	Pull Lin bias for readout column	50k null-down
400 VDD400	2.5V newer (/DD)	ook puisoonn

Absolute Maximum Ratings

Supply Voltage (VDD)	-0.4V to +3.6V
Voltage Input Digital lines	-0.3V to +3.3V
Voltage Input Signal pins ¹	+0.4 to +2.8V
Voltage any output pin	TBD
Input Current (non-power)	TBD
Package Input Current	TBD
Max Junction Temperature	TBD
Thermal Resistance	TBD
Package Dissipation	TBD
+ Many other specs	TBD
Storage temperature ²	-65C to +150C

Note 1: Minimal input protection diode structure Note 2: Soldering process must comply with ASAT Technologies Reflow Temperature Profile Specificaitons

Operating Ratings

Operating Temperature	-0.4V to +3.6V
Supply Voltage	-0.3V to +3.3V
Output Signal Levels	+0.4 to +2.8V
TSA strobe jitter	TBD
RCO Duty Cycle	TBD
Analog Input Pins	TBD
Vped	+0.4V to +2.8V

Converter Electrical Characteristics

Stored samples in the TARGET1 are converted into output digital code using a Wilkinson technique, where a ramp converts the analog value into a binary output time. These time intervals, from the beginning of ramp until the count time is latched using a fast Gray code counter, is proportional to the stored analog value. By changing the ISEL (ramp rate) and VrampRef (external capacitor), the conversion ramp time slope can be manipulated. Performance and number of bits of resolution depend upon TDC technique employed inside the FPGA.

Symbol	Parameter	Conditions	Тур.	Limits	Units
INL	Integral Non- linearity	Full scale input	TBD	TBD	Bits (min)
DNL	Differential Non-linearity	Full scale input	TBD	TBD	Bits (min)
Tacq	Conv. Cycle time	32x in parallel	1	0.5	us
ENC	Equivalent Noise	No signal	TBD	TBD	Bits (min)

TARGET

Sampling Speed Adjustment

The sampling speed of the TARGET is controlled by adjusting the ROGND and ROVDD voltage lines. In general, ROGND is tied to ground, though could also be adjusted to achieve even slower sampling speeds. With ROGND tied to local ground, the sampling speed dependence as a function of applied ROVDD is seen in the Figure at right.





It is found that to obtain the best performance, excellent bypassing of the ROVDD voltage line is necessary. Without temperature compensation, the sampling speed will vary for a fixed applied voltage. By monitoring the RCO signal, a correction to the ROVDD voltage can be made (via external DAC) to keep the sampling rate frequency locked.

Continuous Sampling

In order to provide seamless sampling, the strobes to each of the rows can be operated sequentially, as shown at the right. The degree of overlap depends upon the ability of the control loop to maintain the timebase stability. For full feedback in firmware, it should be possible to stitch together sampling windows without a seam. Upon receipt of trigger, random access to groups of 16 samples on 2 separate channels is possible. Further sampling of a given row needs to be blocked until all samples of interest have been converted



Multi-hit Capability

In order to reduce readout time, it is possible to continue sampling while readout continues, utilizing the rest of the sampling storage rows that are not in the held state. Not all combinations are possible since initiation of the write strobe via TSA1 corresponds to the odd numbered row enables (eTSA_1, eTSA_3, eTSA_5, eTSA_7), while TSA2 corresponds to the even numbered row enables (eTSA_2, eTSA_4, eTSA_6, eTSA_8). To take full advantage of this feature, future variants of the TARGET family will have individual trigger lines for each channel, so that upon a global trigger decision, it will be known which channels need to be read out, and making the multi-hit capability more useful.

Input Coupling

The TARGET input can be operated in either an AC or DC coupled mode. In AC mode, the detector bias is decoupled from the Vped value that sets the input baseline. In DC mode, the sensor must be capable of having a DC offset asserted, corresponding to the nominal termination voltage.



DC-coupled input configuration

Input Termination

Three input termination resistors permit selection of a number of possible termination values. Each operates independently and the possible configurations are tabulated below.

TermSel_1	TermSel_2	TermSel_3	Termination $[\Omega]$
0	0	0	High (external term)
0	0	1	10k
0	1	0	1k
0	1	1	9.09k
1	0	0	100
1	0	1	99
1	1	0	90.9
1	1	1	90.1

TARGET

Trigger Functionality

For many applications, it is very useful to be able to provide self-triggering capability. While this could be implemented in by a companion FPGA [JINST 1:P07001,2006], having to split the input signal and tie up routing and pin resources, in addition to exposing the signal to digital noise, may not be the best solution. A diagram of the trigger schematic for a single channel is below.



Trigger Related Signals

The input signal in the above schematic is donoted RFI. All pins available external to chip are described below.

Inputs

TRGthresh	Trigger threshold (global)	Outputs	
TRGbias	Bias current for Comparator	Ahit	Analog pull down, with current sink capability
SGN	Select signal polarity (0 = neg. signal; 1 = positive)		of trigger channels instantaneously on.
Wbias MUXraw	1-shot width adjust (see next page) Select either direct comparator	Dhit (eTRGsum)	OR of all trigger signals
	or 1 -shot output ($0=1$ -shot)		



tune the 1-shot output width as seen in the figure at left. A comparison with a couple of SPICE reference points indicate that, apart from an observed threshold shift (in part due to level translation offset of an internal buffer amplifier, the same width dependence on WBIAS setting is observed. While narrow output signals can set. without temperature dependence is a concern. In future variants the ability to feedback lock using a reference signal will be an important

> of the

Temperature Dependence

It has been observed that the trigger output width is temperature dependent. Some feedback control is likely to be needed.



Example of ADC Performance



TARGET uses a classical Wilkinson architecture, where the Clock, Gray Code Counter and register are provided in companion FPGA, example above.



Analog Bandwidth

For many applications, the coupling of signals into the TARGET ASIC will be quite important. The figures below indicate the measured response, as well as observed cross-talk.



both In cases the reference sianal is inserted into Channel 9. The -3dB bandwidth is about 150MHz (~1.7ns risetime) for the 100Ω and case. somewhat lower the 1kΩ for termination case. The cross is observed to be approximately largest in the nearest neighbors.

The increased coupling to nearest neighbor in the $1k\Omega$ termination case can perhaps be understood as being related at least in part to direct coupling between the bondwires, as there is no Vped wire in between.



Observed Crosstalk

As seen in the figures above, a small amount of crosstalk is observed. However, given that these values are essentially at the noise floor, the absolute values should not be taken other than as indicative. Moreover, in these measurements, not effort has been made to determine the component due to direct inductive/capacitive coupling on the inputs, where the test configuration used is for the layout illustrated at the right.





FPGA Example

An example of the schematic for the FPGA implementation on the TARGET_eval board is included below.



Online Resources

TARGET_eval schematic: http://www.phys.hawaii.edu/~idlab/TARGET_eval_revC.pdf TARGET_eval documentation: http://www.phys.hawaii.edu/~idlab/target-doc.pdf TARGET_eval ISE firmware: http://www.phys.hawaii.edu/~idlab/TARGET_eval_revCv03.zip TARGET_eval ISE firmware: http://www.phys.hawaii.edu/~idlab/TARGET_eval_software.zip

And likely a dedicated web page with information in the future.

TARGET

Required state machine

Sampling timing generation and readout requires at least one, or two state machines to perform the sequence of timing strobes and address selects to access the correct addresses with stored samples, convert those values to digital intervals and then broadcast the conversion samples to a data acquisition of some kind. A set of reference firmware for the initial TARGET_eval board may be found in the **Online Resources** section.

At right is the top-level symbol reflecting the logic needed to implement the requisite state machine. Further information on this logic functionality and required resources will be described in a companion Application Note.

- xCLK	XSTART
xFCLK	xRAMP
xCLR_ALL	XNRUN
XDONE	XMEM_LOCK
xSLWR	xROW_S(5:0)
xSOFT_TRIG	xCOL_S(4:0)
xEXT_TRIG	xTTSA(3:0)
xMUX_RAW	xBTSA(3:0
XASUM	xTSA_SEL(1:0
XDHIT	xROW_SEL(2:0
xEN_PED	xCOL_SEL(4:0
xTOUT(15:0)	xADC_T(15:0)
xBOUT(15:0)	xADC_B(15:0)
xRADDR(15:0)	TARGET TOP
xPED COL(4:	0) —
xPED ROW(2	:0)

TARGET Evaluation Board

In order to speed development and to gain experience with using the TARGET ASIC, an evaluation board has been fabricated, rudimentary firmware written and a USB-based software readout software tool suite developed. This acquisition program runs under Windows, Linux and Mac OS.



Packaging Mechanics

Mechanical drawing details are provided for the package used.



Package Details (cont'd).

S Y MB	COMN	COMMON DIMENSIONS					
°L	MIN.	NOM.	MAX.	E			
θ	0°	3.5°	7°				
0 1	0°	_	—				
02	11"	12°	13°				
0 3	11*	12*	13*				
С	0.09	_	0.20	11			
C1	0.09	-	0.16	11			
D2	2.00	-	—	13			
E2	2.00	-	-	13			
L	0.45	0.60	0.75				
L1		1.00 REF					
R1	0.08	-	-				
R2	0.08	-	0.20				
S	0.20	-	-				
TOLE	RANCES O	F FORM AN	D POSITION	1			
aaa		0.20					
bbb	0.20						
NOTE	1,8	1,8					
REF	11-411	, 11-521S					
ISSUE	А,	С					



14 X 14	1.00	52	AEA	AEA-HU / AEA-HD
14×14	0.80	64	AEB	AEB-HU / AEB-HD
14 X 14	0.65	80	AEC	AEC-HU / AEC-HD
14 X 14	0.50	100	AED	AED-HU / AED-HD
14 X 14	0.40	120	AEE	AEE-HU / AEE-HD

120-pin package relevant variation diagram is AEE.

VARIATIONS												
S Y M	AEC			N AED		N	AEE		N			
B		SQUARE		Т		SQUARE		Т		SQUARE		T
	MIN.	NOM.	MAX.	E	MIN.	MOM.	MAX.	E	MIN.	NOM.	MAX.	E
A	-	-	1.20	14	-/	-	1.20	14	-	-	1.20	14
A1	0.05		0.15	12	0.5	-	0.15	12	0.05	-	0.15	12
A2	0.95	1.00	1.05	14	0.95	1.00	1.05	14	0.95	1.00	1.05	14
b	0.22	0.32	1.38	9,11	0.17	0.22	0.27	9,11	0.13	0.18	0.23	9,11
b1	0.22	0.30	0.53	1	0.17	0.20	0.23	11	0.13	0.16	0.19	11
D	1	6.00 BS	c 🔪	4	1	6.00 BS	Ċ	4	16.00 BSC 4		4	
D1	14.00 BSC 2		2	14.00 BSC		5,2	14.00 BSC		5,2			
е		0.65 BS	0		0.50 BSC				0.40 BSG	2		
E	1	6.00 B9	C	4	1	6.00 BS	С	4	16.00 BSC		4	
E1	1	4.00 BS	С	5,2	1	4.00 BS	С	5,2	14.00 BSC		5,2	
N		60				100			120			
			TOLE	ERANCE:	S OF FO	RM AND	POSITION	1				
ccc		0.10				0.08				0.08		
ddd		0.13			0.08				0.07			
NOTE	1,8,	.15		1,8,15			1,8,	15				
RE	11-	411			11-	411			11-	411		
ISSUE	A				A				A			

Mechanical drawing details are provided for the leadframe used to package TARGET1.