

```
1  -----
2  -----
3  --          University of Hawaii at Manoa          --
4  --          Instrumentation Development Lab / GARY S. VARNER  --
5  --          Watanabe Hall Room 214                --
6  --          2505 Correa Road                      --
7  --          Honolulu, HI 96822                   --
8  --          Lab: (808) 956-2920                   --
9  --          Fax: (808) 956-2930                   --
10 --          E-mail: idlab@phys.hawaii.edu          --
11 -----
12 -----
13 -- Design by: Gary S. Varner                      --
14 -- DATE : 14 JUL 2010                            --
15 -- Project name: CREAMTEA Sequencer                --
16 -- FPGA chip : Xilinx's SPARTAN3 xc3s200-208      --
17 -- USB chip  : CYPRESS CY7C68013                  --
18 -- Module name: CREAMTEA_SEQ                      --
19 -- Description :                                   --
20 --   Do all of the crap needed to ensure proper Trigger sequencing --
21 --                                                --
22 -----
23 -----
24
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.ALL;
27 use IEEE.STD_LOGIC_ARITH.ALL;
28 use IEEE.STD_LOGIC_UNSIGNED.ALL;
29
30 -----
31 --          I/O Definitions                        --
32 -----
33
34 entity CREAMTEA_SEQ is
35     Port ( CLK      : in std_logic;    -- CLOCK 60MHz global
36           EXT_TRIG  : in std_logic;    -- Active High External Trigger
37           DONE      : in std_logic;    -- Active High xDONE
38           CT_TRIG   : out std_logic);  -- Trigger output signal
39 end CREAMTEA_SEQ;
40
41 -----
42 -----
43 -----
44
45 architecture Behavioral of CREAMTEA_SEQ is
46     type State_type is (IDLE, TRIGGERED, CLEAR);
47     signal state: State_type;
48
49 begin
50
51     process(EXT_TRIG,DONE)
52     begin
53         -- state <= IDLE;
54         if falling_edge(CLK) then
55             case state is
56 -----
57                 when IDLE =>
58                     CT_TRIG <= '0';
59                     if EXT_TRIG = '1' then
60                         state <= TRIGGERED;
```

```
61         end if;
62     -----
63         when TRIGGERED =>
64             CT_TRIG <= '1';
65             if DONE = '1' then
66                 state <= CLEAR;
67             end if;
68     -----
69         when CLEAR =>
70             CT_TRIG <= '0';
71             state <= IDLE;
72     -----
73         when others =>
74             state <= IDLE;
75     end case;
76     -----
77     end if;
78     end process;
79 end Behavioral;
80
81     -----
82     --                               The End                               --
83     -----
84
```