Trigger module

This module is built to collect all the triggers coming in (physics-, calibration- or cpu-trigger) and to combine them, measure their duration and determine their type in order to calculate the proper time to be read out.

```
15 ENTITY trigger handling IS
       GENERIC( n triggers : INTEGER := 3);
16
       PORT ( clk : IN STD LOGIC;
17
18
             reset : IN STD LOGIC;
19
            physics trigger in : IN STD LOGIC VECTOR (n triggers-2 DOWNTO 0);
20
             cal trigger in : IN STD LOGIC;
             cpu trigger in : IN STD LOGIC;
21
             pre trigger length : IN VECTOR ARRAY(0 TO n triggers);
22
             readout length : OUT STD LOGIC VECTOR(8 DOWNTO 0);
23
             trigger processed : OUT STD LOGIC;
24
25
             full triggers : BUFFER STD LOGIC VECTOR (n triggers DOWNTO 0)
      );
26
27 END trigger handling;
```

The input signals are:

٠	clk	- a 100 MHz clock.
٠	Reset	- the connected reset.
٠	physics_trigger_in	- a vector of physics triggers, variable in length (number of triggers).
		This will be converted into single inputs (if your proposal is right this
		will be three), which are combined to this vector.
٠	cal_trigger_in	- a trigger sent for calibration measurements.
٠	cpu_trigger_in	- a periodic trigger, coming from the cpu can be connected here.
•	Pre_trigger_length	- The information about the requested pre-trigger-samples for the
		readout of each trigger. This will be included in the configuration.

The output signals are:

•	Readout_length	 this is a 9 bit vector, displaying the length of all combined triggers, arriving in one trigger block plus the number of pretrigger samples for the trigger with the highest priority.
•	Trigger_processed	 this is a one cycle event. It appears, when the trigger block ends. On its rising edge the other outputs will definitely hold its final state determined for the last trigger block.
•	full_triggers	- A vector, saving all triggers which have been high coincidently in the last trigger block

Inside the module, the incoming trigger lines are all combined to a trigger vector (*trigger_in*). As long as this vector is not equal zero, one or more triggers are high. A STD_LOGIC SIGNAL *trigger_combined* will be high in this case.

```
46 trigger_in <= physics_trigger_in & cal_trigger_in & cpu_trigger_in;
47 trigger_combined <= '1' WHEN (trigger_in /= zero) ELSE
48 '0' WHEN (trigger_in = zero);
49
```

As long as this signal is high, a counter will be raised each clock cycle (implemented in the process below). It is converted into a vector (*trigger_length*) which will be added to the chosen *pre_trigger_length*.

```
84
        PROCESS(reset, clk, trigger combined)
          VARIABLE inhibit : STD LOGIC;
 85
        BEGIN
 86
         IF reset = '1' THEN
 87
             trigger length <= (OTHERS => '0' );
 88
 89
             count <= 0;
             inhibit := '1';
 90
             trigger processed <='0';</pre>
 91
           ELSIF clk'EVENT AND clk = '1' THEN
 92
             IF trigger combined = '1' THEN
 93
                 trigger_processed <='0';</pre>
 94
 95
                 inhibit :='0';
 96
                 count <= count + 1;
            ELSIF trigger combined = '0' AND inhibit = '0' THEN
 97
               trigger length <= conv std logic vector(count, 9);</pre>
 98
               trigger processed <='1';</pre>
 99
100
               inhibit :='1';
               count <= 0;
101
            ELSIF inhibit = '1' THEN
102
103
                trigger processed <='0';</pre>
           END IF;
104
         END IF;
105
        END PROCESS;
106
```

In the same process the *trigger_processed* SIGNAL is set high at the next rising edge of the clock after the last trigger signal switches low (this is done by means of the *inhibit* VARIABLE).

```
57
       PROCESS (reset, clk, trigger combined, trigger in)
58
       VARIABLE inhibit1 : STD LOGIC;
59
       VARIABLE full vector : STD LOGIC VECTOR (n triggers DOWNTO 0);
60
      BEGIN
      IF reset = '1' THEN
61
         full triggers <= (OTHERS => '0');
62
         full vector := (OTHERS => '0');
63
         inhibit1 := '1';
64
       ELSIF (clk'EVENT AND clk = '1') THEN
65
         IF(trigger combined = '1') THEN
66
           IF(inhibit1 = '1') THEN
67
68
             full vector := (OTHERS => '0');
           END IF;
69
           inhibit1 := '0';
70
           FOR i IN trigger in'RANGE LOOP
71
72
             CASE trigger in(i) IS
                  WHEN '0' => full_vector(i) := full_vector(i);
73
                  WHEN OTHERS => full vector(i) := '1';
74
             END CASE;
75
           END LOOP;
76
         ELSIF (trigger_combined = '0') THEN
77
78
           full triggers <= full vector;
79
           inhibit1 :='1';
         END IF;
80
81
       END IF;
      END PROCESS;
82
```

In parallel to this all triggers within one trigger block are saved in the vector *full_triggers* (see above). The trigger with the highest priority will occupy the highest significant bit. This bit is detected by a priority encoder (see below; the result is saved as the INTEGER SIGNAL *priority_trigger*).

```
110
      PROCESS(full triggers) -- Priority encoder
          VARIABLE counter : INTEGER RANGE -1 TO n triggers;
111
112
      BEGIN
113 -- IF reset = '1' THEN
114 ---
          priority trigger <= 0;</pre>
         ELSE
115 --
         counter := n triggers;
116
         FOR i IN full triggers'RANGE LOOP
117
             CASE full triggers(i) IS
118
                WHEN '0' => counter := counter - 1;
119
                WHEN OTHERS => EXIT;
120
121
             END CASE;
122
             CASE counter IS
                WHEN -1 \Rightarrow counter := counter + 1;
123
124
                WHEN OTHERS => counter := counter;
125
             END CASE;
126
          END LOOP;
127
            priority trigger <= counter;</pre>
128
          END IF;
       END PROCESS;
129
130
```

To the *pre_trigger_length* for the trigger of highest priority a 3 bit vector "100" is attached behind. This vector is then added to the counted *trigger_length* (for security it is made sure that the SIGNAL *priority_trigger* has a positive value).

The utilization summary on a SPARTAN 3 FPGA:

Device Utilization Summary												
Logic Utilization	Used	Available	Utilization	Note(s)								
Number of Slice Flip Flops	29	1,536	1%									
Number of 4 input LUTs	38	1,536	2%									
Number of occupied Slices	33	768	4%									
Number of Slices containing only related logic	33	33	100%									
Number of Slices containing unrelated logic	0	33	0%									
Total Number of 4 input LUTs	38	1,536	2%									
Number of bonded IOBs	32	124	25%									
Number of BUFGMUXs	1	8	12%									
Average Fanout of Non-Clock Nets	2.88											

A 2 µs simulation of the whole module can be seen below. The output signals are marked.

Name	Value				500 ns				1,000 n	IS		1	1,500 n	5		
🔓 clk	1															
🔻 📲 pre_trigger_length[0:3	[0001,0010,010						[00	01,0010,	0100,10	100]						
🕨 📑 [0]	0001							000	1							
🕨 🃑 [1]	0010							001								
🕨 📑 [2]	0100							010								
Þ 📑 [3]	1000							100	0							
🇓 reset	0															
Participation Provided Activity of the second se	00		00	X0		<u> </u>	00		10	× <u>11</u> ×	<u>01</u> X			00		
4 [1]	0									_						
1 [0]	0					_										
🔓 cal_trigger_in	0															
🔓 cpu_trigger_in	0															
🐌 trigger_combined	0															_
trigger_processed	0		01100	V 000011	000	ĽГ		000011	000		$= \langle$	0011000		느	000011000	4
readout_length[8:0]	000011000		01100	X 000011		<u> </u>		000011			=	0011000		⊨	000011000	
▼ Stul_triggers[3:0]	0011	<u> </u>	000	X 001:		()(001:				1111			0011	
16 [3]	0															
16 [2]	0															
	1															
Lo [0]	1															