Today's agenda (2-FEB-2010)

- Will check your web page (links), which should include
 - Block diagram
 - Acronym (what it is called)
 - Schedule outline
 - Description paragraph
- To be augmented with table of specifications
- IBM submission updates

Suggested Milestones

- Specification Review [Feb 15]
 - Complete schematics
 - Block diagram
 - Table of key parameters
- Design Readiness Review [March 1-14]
 - Design simulations, iteration
 - Confirmation of key parameters
- Begin Layout [March 15]
 - Floorplanning
 - All April to complete layout
 - LVS checks during hierarchy build
 - Post layout simulations
- Final Design Review [early May]
 - Compile documentation, hold review
 - Final confirmation of key parameters

Outline

- Scaling
 - Transistors
 - Interconnect
 - Future Challenges
- VLSI Economics

Moore's Law


• In 1965, Gordon Moore predicted the exponential growth of the number of

transistors on an IC

 Transistor count doubled every year since invention


 Predicted > 65,000 transistors by 1975!






More Moore

 Transistor counts have doubled every 26 months for the past three decades.



Speed Improvement

- Clock frequencies have also increased exponentially
 - A corollary of Moore's Law



Why?

Why more transistors per IC?

Why faster computers?

Why?


- Why more transistors per IC?
 - Smaller transistors
 - Larger dice
- Why faster computers?

Why?

- Why more transistors per IC?
 - Smaller transistors
 - Larger dice
- Why faster computers?
 - Smaller, faster transistors
 - Better microarchitecture (more IPC)
 - Fewer gate delays per cycle

Scaling

- The only constant in VLSI is constant change
- · Feature size shrinks by 30% every 2-3 years
 - Transistors become cheaper
 - Transistors become faster
 - Wires do not improve (and may get worse)
- Scale factor S
 - Typically $S = \sqrt{2}$
 - Technology nodes



Scaling Assumptions

- What changes between technology nodes?
- Constant Field Scaling
 - All dimensions (x, y, z => W, L, tox)
 - Voltage (V_{DD})
 - Doping levels
- Lateral Scaling
 - Only gate length L
 - Often done as a quick gate shrink (S = 1.05)

Table 4.45 Influence of surlivers	NOC design	-lt			
	Table 4.15 Influence of scaling on MOS device characteristics				
Parameter	Sensitivity	Constant Field	Lateral		
Scaling	Parameters				
Length: L					
Width: W					
Gate oxide thickness: t_{ox}					
Supply voltage: V_{DD}		T			
Threshold voltage: V_{tn} , V_{tp}		Ţ			
Substrate doping: N_A		T			
Device C	haracteristics				
β					
Current: I_{ds}					
Resistance: R					
Gate capacitance: C		1			
Gate delay: τ					
Clock frequency: f					
Dynamic power dissipation (per gate): P	-				
Chip area: A					
Power density					
Current density					

Table 4.45 Influence of maline	MOC design	-l	:
Table 4.15 Influence of scaling or Parameter	Sensitivity	Constant	Lateral
		Field	
Scaling	Parameters		
Length: L		1/S	1/S
Width: W		1/S	1
Gate oxide thickness: t_{ox}		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_A		S	1
Device C	naracteristics		
β			
Current: I_{ds}			
Resistance: R			
Gate capacitance: C			
Gate delay: τ			
Clock frequency: f			
Dynamic power dissipation (per gate): P			
Chip area: A	-		
Power density			
Current density			

Table 4.15 Influence of scaling on MOS device characteristics			
Parameter	Sensitivity	Constant Field	Lateral
Scaling	Parameters		
Length: L		1/S	1/S
Width: W		1/S	1
Gate oxide thickness: t_{ox}		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_A		S	1
Device Cl	haracteristics		
β	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$	S	S
Current: I_{ds}			
Resistance: R			
Gate capacitance: C		,	
Gate delay: τ			
Clock frequency: f			
Dynamic power dissipation (per gate): P			
Chip area: A	-	'	'
Power density			
Current density			

Table 4.15 Influence of scaling or	MOS device o	haracterist	ics
Parameter Parameter	Sensitivity	Constant Field	Lateral
Scaling	Parameters	!	
Length: L		1/S	1/S
Width: W		1/S	1
Gate oxide thickness: t_{ox}		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_{A}		S	1
Device CI	naracteristics		
β	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$	S	S
Current: I_{ds}	$\beta \big(V_{DD}-V_t\big)^2$	1/S	S
Resistance: R			
Gate capacitance: C			
Gate delay: τ			
Clock frequency: f			
Dynamic power dissipation (per gate): P			
Chip area: A	-		
Power density			
Current density			

Table 4.15 Influence of scaling on MOS device characteristics			
Parameter	Sensitivity	Constant Field	Lateral
Scaling	Parameters		·
Length: L		1/S	1/S
Width: W		1/S	1
Gate oxide thickness: t_{ox}		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_A		S	1
Device C	haracteristics		
β	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$	S	S
Current: I_{ds}	$\beta \big(V_{DD} - V_t \big)^2$	1/S	S
Resistance: R	$rac{{V_{DD}}}{{I_{ds}}}$	1	1/S
Gate capacitance: C			
Gate delay: τ			
Clock frequency: f	Ť		
Dynamic power dissipation (per gate): P			
Chip area: A		1	'
Power density			
Current density		'	'

m-1-1- 4.45 1-40	MOC Ind	1	•
Table 4.15 Influence of scaling or		Constant	Lateral
Parameter	Sensitivity	Field	Lateral
Scaling	Parameters		
Length: L		1/S	1/S
Width: W		1/S	1
Gate oxide thickness: t_{ox}		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_A		S	1
Device Cl	haracteristics		
β	<i>W</i> 1	S	S
	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$		
Current: I_{ds}	$\beta \big(V_{DD}-V_{t}\big)^{2}$	1/S	S
Resistance: R	$rac{V_{DD}}{I_{ds}}$	1	1/8
Gate capacitance: C	$\frac{WL}{t_{ m ox}}$	1/S	1/S
Gate delay: τ			'
Clock frequency: f			
Dynamic power dissipation (per gate): P			
Chip area: Λ	-		'
Power density			
Current density			

m 11 445 1 0 C - N	1100 1			
Table 4.15 Influence of scaling on MOS device characteristics				
Parameter	Sensitivity	Constant Field	Lateral	
Scaling	Parameters		•	
Length: L		1/S	1/S	
Width: W		1/S	1	
Gate oxide thickness: $t_{ m ox}$		1/S	1	
Supply voltage: V_{DD}		1/S	1	
Threshold voltage: V_{tn} , V_{tp}		1/S	1	
Substrate doping: N_A		S	1	
Device Cl	naracteristics			
β	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$	S	S	
Current: I_{ds}	$\beta \big(V_{DD}-V_{t}\big)^{2}$	1/S	S	
Resistance: R	$rac{V_{DD}}{I_{ds}}$	1	1/S	
Gate capacitance: C	$\frac{WL}{t_{ m ox}}$	1/S	1/S	
Gate delay: τ	RC	1/S	$1/S^{2}$	
Clock frequency: f				
Dynamic power dissipation (per gate): P				
Chip area: A	-	'		
Power density				
Current density				

Parameter	Sensitivity	Constant Field	Lateral
Scaling	Parameters		
Length: L		1/S	1/ <i>S</i>
Width: W		1/S	1
Gate oxide thickness: t_{ox}		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_A		S	1
Device C	haracteristics		
β	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$	S	S
Current: I_{ds}	$\beta \big(V_{DD}-V_{t}\big)^{2}$	1/S	S
Resistance: R	$rac{V_{DD}}{I_{ds}}$	1	1/S
Gate capacitance: C	$\frac{WL}{t_{ m ox}}$	1/S	1/S
Gate delay: τ	RC	1/ <i>S</i>	$1/S^{2}$
Clock frequency: f	1/τ	S	S^2
Dynamic power dissipation (per gate): P			
Chip area: A			·
Power density			
Current density			

Table 4.15 Influence of scaling on MOS device characteristics			
Parameter	Sensitivity	Constant Field	Lateral
Scaling	Parameters		•
Length: L		1/S	1/S
Width: W		1/S	1
Gate oxide thickness: $t_{ m ox}$		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_A		S	1
Device C	haracteristics		
β	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$	S	S
Current: I_{ds}	$\beta \big(V_{DD} - V_t \big)^2$	1/S	S
Resistance: R	$rac{V_{DD}}{I_{ds}}$	1	1/8
Gate capacitance: C	$\frac{WL}{t_{ m ox}}$	1/S	1/S
Gate delay: τ	RC	1/S	$1/S^{2}$
Clock frequency: f	1/τ	S	S^2
Dynamic power dissipation (per gate): P	CV^2f	$1/S^2$	S
Chip area: A			'
Power density			
Current density			

Parameter	Sensitivity	Constant Field	Lateral
Scaling	Parameters		
Length: L		1/S	1/S
Width: W		1/S	1
Gate oxide thickness: $t_{ m ox}$		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_A		S	1
Device C	haracteristics		
β	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$	S	S
Current: I_{ds}	$\beta \big(V_{DD}-V_{t}\big)^{2}$	1/S	S
Resistance: R	$rac{V_{DD}}{I_{ds}}$	1	1/S
Gate capacitance: C	$\frac{WL}{t_{ m ox}}$	1/S	1/S
Gate delay: τ	RC	1/ <i>S</i>	$1/S^{2}$
Clock frequency: f	1/τ	S	S^2
Dynamic power dissipation (per gate): P	CV^2f	$1/S^2$	S
Chip area: A	-	$1/S^2$	1
Power density			
Current density			

Parameter	Sensitivity	Constant	Lateral
		Field	
Scaling	Parameters		
Length: L		1/ <i>S</i>	1/ <i>S</i>
Width: W		1/S	1
Gate oxide thickness: t_{ox}		1/S	1
Supply voltage: V_{DD}		1/S	1
Threshold voltage: V_{tn} , V_{tp}		1/S	1
Substrate doping: N_A		S	1
	haracteristics		
β	W 1	S	S
	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$		
Current: I_{ds}	$\beta (V_{DD} - V_t)^2$	1/S	S
	$\beta(V_{DD}-V_t)$		
Resistance: R	V	1	1/ <i>S</i>
	$rac{V_{DD}}{I_{ds}}$		
Gate capacitance: C		1/S	1/ <i>S</i>
1	$\frac{WL}{t_{\text{ox}}}$		
0		4./5	4.102
Gate delay: τ	RC	1/ <i>S</i>	$1/S^2$
Clock frequency: f	1/τ	S	S^2
Dynamic power dissipation (per gate): P	CV^2f	$1/S^2$	S
Chip area: A		$1/S^2$	1
Power density	P/A	1	S
Current density			

Table 4.15 Influence of scaling on MOS device characteristics				
Parameter	Sensitivity	Constant Field	Lateral	
Scaling	Parameters			
Length: L		1/S	1/S	
Width: W		1/S	1	
Gate oxide thickness: $t_{ m ox}$		1/S	1	
Supply voltage: V_{DD}		1/S	1	
Threshold voltage: V_{tn} , V_{tp}		1/S	1	
Substrate doping: N_A		S	1	
Device C	haracteristics			
β	$\frac{W}{L} \frac{1}{t_{\text{ox}}}$	S	S	
Current: I_{ds}	$\beta \big(V_{DD}-V_t\big)^2$	1/S	S	
Resistance: R	$rac{V_{DD}}{I_{ds}}$	1	1/S	
Gate capacitance: C	$\frac{WL}{t_{\text{ox}}}$	1/S	1/S	
Gate delay: τ	RC	1/S	$1/S^{2}$	
Clock frequency: f	1/τ	S	S^2	
Dynamic power dissipation (per gate): P	CV^2f	$1/S^2$	S	
Chip area: Λ		$1/S^2$	1	
Power density	P/A	1	S	
Current density	I_{ds}/A	S	S	

Observations

- Gate capacitance per micron is nearly independent of process
- But ON resistance * micron improves with process
- Gates get faster with scaling (good)
- Dynamic power goes down with scaling (good)
- Current density goes up with scaling (bad)
- Velocity saturation makes lateral scaling unsustainable

Example

- Gate capacitance is typically about 2 fF/µm
- The FO4 inverter delay in the TT corner for a process of feature size f (in nm) is about 0.5 f ps
- Estimate the ON resistance of a unit (4/2 λ) transistor.

Solution

- Gate capacitance is typically about 2 fF/µm
- The FO4 inverter delay in the TT corner for a process of feature size f (in nm) is about 0.5f ps
- Estimate the ON resistance of a unit (4/2 λ) transistor.
- FO4 = $5 \tau = 15 RC$
- RC = (0.5f) / 15 = (f/30) ps/nm
- If W = 2f, R = 8.33 k Ω
 - Unit resistance is roughly independent of f

Scaling Assumptions

- Wire thickness
 - Hold constant vs. reduce in thickness
- · Wire length
 - Local / scaled interconnect
 - Global interconnect
 - Die size scaled by $D_c \approx 1.1$

Table 4.16 Influence of scaling on interconnect characteristics						
Parameter	Sensitivity	Reduced Thickness	Constant Thickness			
Scaling Pa	Scaling Parameters					
Width: w						
Spacing: s		T				
Thickness: t		T				
Interlayer oxide height: h		T				
Characteristics Per Unit Length						
Wire resistance per unit length: $R_{\scriptscriptstyle extstyle w}$						
Fringing capacitance per unit length: $C_{\!\scriptscriptstyle { m w}\!f}$			+			
Parallel plate capacitance per unit length: $C_{\it wp}$			1			
Total wire capacitance per unit length: C_w		1	'			
Unrepeated RC constant per unit length: t_{wu}						
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)						
Crosstalk noise						

Table 4.16 Influence of scaling on interconnect characteris Parameter Sensitivity Reduced				
Parameter	Sensitivity	Thickness	Constant Thickness	
Scaling P	arameters			
Width: w			1/ <i>S</i>	
Spacing: s			1/S	
Thickness: t		1/S	1	
Interlayer oxide height: <i>h</i>			1/ <i>S</i>	
Characteristics Per Unit Length				
Wire resistance per unit length: $R_{\scriptscriptstyle ext{w}}$,	'	
Fringing capacitance per unit length: $C_{\it wf}$			-	
Parallel plate capacitance per unit length: C_{wp}		-	+	
Total wire capacitance per unit length: C_w		-	-	
Unrepeated RC constant per unit length: t_{xuv}				
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)				
Crosstalk noise		1	1	

Table 4.16 Influence of scaling on interconnect characteristics			
Parameter	Sensitivity	Reduced Thickness	Constant Thickness
Scaling Pa	arameters		•
Width: ω		1	/S
Spacing: s		1	/S
Thickness: t		1/S	1
Interlayer oxide height: h		1	/S
Characteristics Per Unit Length			
Wire resistance per unit length: $R_{\scriptscriptstyle ext{w}}$	$\frac{1}{wt}$	S^2	S
Fringing capacitance per unit length: $C_{\it wf}$		1	+
Parallel plate capacitance per unit length: $C_{\it wp}$		1	1
Total wire capacitance per unit length: C_w		+	1
Unrepeated RC constant per unit length: t_{wu}			
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)			
Crosstalk noise			

Table 4.16 Influence of scaling on interconnect characteristics				
Parameter	Sensitivity	Reduced Thickness	Constant Thickness	
Scaling P	arameters		•	
Width: w		1	1/S	
Spacing: s		1	1/S	
Thickness: t		1/S	1	
Interlayer oxide height: h		1	/S	
Characteristics Per Unit Length				
Wire resistance per unit length: $R_{\scriptscriptstyle extsf{w}}$	$\frac{1}{wt}$	S^2	S	
Fringing capacitance per unit length: $C_{\!w\!f}$	<u>t</u> s	1	S	
Parallel plate capacitance per unit length: $C_{\!w\!p}$			+	
Total wire capacitance per unit length: $C_{\it w}$		1	1	
Unrepeated RC constant per unit length: t_{wu}				
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)				
Crosstalk noise				

Table 4.16 Influence of scaling on interconnect characteristics				
Parameter	Sensitivity	Reduced Thickness	Constant Thickness	
Scaling Pa	arameters		•	
Width: w		1	/S	
Spacing: s		1	/S	
Thickness: t		1/S	1	
Interlayer oxide height: h		1	/S	
Characteristics Per Unit Length				
Wire resistance per unit length: $R_{\scriptscriptstyle w}$	$\frac{1}{wt}$	S^2	S	
Fringing capacitance per unit length: $C_{\!w\!f}$	$\frac{t}{s}$	1	S	
Parallel plate capacitance per unit length: $C_{\it wp}$	$\frac{w}{b}$	1	1	
Total wire capacitance per unit length: $C_{\!w}$		1	'	
Unrepeated RC constant per unit length: t_{wu}				
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)				
Crosstalk noise		,		

Table 4.16 Influence of scaling on interconnect characteristics				
Parameter	Sensitivity	Reduced Thickness	Constant Thickness	
Scaling Pa	rameters			
Width: w		1/S		
Spacing: s		1.	/S	
Thickness: t		1/S	1	
Interlayer oxide height: h		1.	/S	
Characteristics Per Unit Length				
Wire resistance per unit length: $R_{\scriptscriptstyle exttt{w}}$	$\frac{1}{wt}$	S^2	S	
Fringing capacitance per unit length: C_{wf}	<u>t</u> s	1	S	
Parallel plate capacitance per unit length: $C_{\it wp}$	$\frac{w}{b}$	1	1	
Total wire capacitance per unit length: C_w	C_{wf} + C_{wp}	1	between 1, S	
Unrepeated RC constant per unit length: t_{wu}				
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)				
Crosstalk noise		1	1	

Table 4.16 Influence of scaling on interconnect characteristics				
Parameter	Sensitivity	Reduced Thickness	Constant Thickness	
Scaling Pa	rameters			
Width: w		1	/S	
Spacing: s		1	/S	
Thickness: t		1/S	1	
Interlayer oxide height: b		1	/S	
Characteristics Per Unit Length				
Wire resistance per unit length: $R_{\scriptscriptstyle extstyle w}$	$\frac{1}{wt}$	S^2	S	
Fringing capacitance per unit length: $C_{w\!f}$	<u>t</u> s	1	S	
Parallel plate capacitance per unit length: $C_{\it wp}$	$\frac{w}{b}$	1	1	
Total wire capacitance per unit length: $C_{\it w}$	C_{wf} + C_{wp}	1	between 1, S	
Unrepeated RC constant per unit length: t_{wu}	R_wC_w	S ²	between S , S^2	
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)				
Crosstalk noise			i	

Parameter	Sensitivity	Reduced	characteristics Reduced Constant	
raidilietei	Sensitivity	Thickness	Thickness	
Scaling Pa	arameters			
Width: w		:	1/S	
Spacing: s		:	1/ <i>S</i>	
Thickness: t		1/S	1	
Interlayer oxide height: b		:	1/ <i>S</i>	
Characteristics Per Unit Length				
Wire resistance per unit length: $R_{\scriptscriptstyle ext{w}}$	$\frac{1}{wt}$	S ²	S	
Fringing capacitance per unit length: $C_{w\!f}$	$\frac{t}{s}$	1	S	
Parallel plate capacitance per unit length: $C_{\it wp}$	$\frac{w}{b}$	1	1	
Total wire capacitance per unit length: C_w	C_{wf} + C_{wp}	1	between 1, S	
Unrepeated RC constant per unit length: t_{ww}	R_wC_w	S^2	between S, S ²	
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)	$\sqrt{RCR_wC_w}$	\sqrt{S}	between 1, \sqrt{S}	
Crosstalk noise			1	

Table 4.16 Influence of scaling on interconnect characteristics				
Parameter	Sensitivity	Reduced Thickness	Constant Thickness	
Scaling Pa	rameters		•	
Width: w		1	1/ <i>S</i>	
Spacing: s		1	/S	
Thickness: t		1/S	1	
Interlayer oxide height: h		1	/S	
Characteristics Per Unit Length				
Wire resistance per unit length: $R_{\scriptscriptstyle exttt{w}}$	1 wt	S^2	S	
Fringing capacitance per unit length: $C_{\it wf}$	<u>t</u> s	1	S	
Parallel plate capacitance per unit length: $C_{w\!p}$	$\frac{w}{h}$	1	1	
Total wire capacitance per unit length: C_{w}	C_{wf} + C_{wp}	1	between 1, S	
Unrepeated RC constant per unit length: t_{wu}	R_wC_w	S ²	between S, S ²	
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)	$\sqrt{RCR_wC_w}$	√ S	between 1, \sqrt{S}	
Crosstalk noise	<u>t</u> s	1	S	

Parameter	Sensitivity	Reduced Thickness	Constant Thickness		
Sc	aling Parameters				
Width: ω			1/S		
Spacing: s			1/ <i>S</i>		
Thickness: t		1/S	1		
Interlayer oxide height: <i>b</i>		1/S			
Local/Scaled Interconnect Characteris	tics		•		
Length: /					
Unrepeated wire RC delay					
Repeated wire delay			-		
Global Interconnect Characteristics			1		
Length: /					
Unrepeated wire RC delay					
Repeated wire delay		1	+		

Parameter	Sensitivity	Reduced Thickness	Constant Thickness		
Sca	ling Parameters				
Width: w			1/ <i>S</i>		
Spacing: s			1/ <i>S</i>		
Thickness: t		1/S	1		
Interlayer oxide height: b			1/S		
Local/Scaled Interconnect Characterist	ics		•		
Length: /		1/S			
Unrepeated wire RC delay		'	1		
Repeated wire delay		-			
Global Interconnect Characteristics			-		
Length: /					
Unrepeated wire RC delay					
Repeated wire delay		1	+		

Parameter	Sensitivity	Reduced Thickness	Constant Thickness		
Sc	aling Parameters				
Width: ω			1/ <i>S</i>		
Spacing: s			1/ <i>S</i>		
Thickness: t		1/S	1		
Interlayer oxide height: b			1/S		
Local/Scaled Interconnect Characteris	tics				
Length: /		1/S			
Unrepeated wire RC delay	l^2t_{wu}	1	between 1/S, 1		
Repeated wire delay					
Global Interconnect Characteristics	!				
Length: /					
Unrepeated wire RC delay		•			
Repeated wire delay		-	+		

Parameter	Sensitivity	Reduced Thickness	Constant Thickness		
S	caling Parameters				
Width: w			1/ <i>S</i>		
Spacing: s			1/ <i>S</i>		
Thickness: t		1/S	1		
Interlayer oxide height: h			1/S		
Local/Scaled Interconnect Character	istics		•		
Length: /			1/S		
Unrepeated wire RC delay	$l^2 t_{wu}$	1	between 1/S, 1		
Repeated wire delay	lt_{wr}	$\sqrt{1/S}$	between $1/S$, $\sqrt{1/s}$		
Global Interconnect Characteristics					
Length: /					
Unrepeated wire RC delay					
Repeated wire delay		·	+		

Parameter	Sensitivity	Reduced Thickness	Constant Thickness		
S	caling Parameters				
Width: w			1/ <i>S</i>		
Spacing: s			1/ <i>S</i>		
Thickness: t		1/S	1		
Interlayer oxide height: h			1/S		
Local/Scaled Interconnect Characteri	istics		•		
Length: /			1/S		
Unrepeated wire RC delay	$l^2 t_{wu}$	1	between 1/S, 1		
Repeated wire delay	lt _{wr}	$\sqrt{1/S}$	between $1/S$, $\sqrt{1/s}$		
Global Interconnect Characteristics					
Length: /		D_{ϵ}			
Unrepeated wire RC delay					
Repeated wire delay		·	+		

Parameter	Sensitivity	Reduced Thickness	Constant Thickness		
:	Scaling Parameters				
Width: w			1/ <i>S</i>		
Spacing: s			1/ <i>S</i>		
Thickness: t		1/S	1		
Interlayer oxide height: b			1/S		
Local/Scaled Interconnect Characte	ristics		·		
Length: /		1/S			
Unrepeated wire RC delay	l^2t_{wu}	1	between 1/S, 1		
Repeated wire delay	lt_{wr}	$\sqrt{1/S}$	between $1/S$, $\sqrt{1/S}$		
Global Interconnect Characteristics					
Length: /			D_{ϵ}		
Unrepeated wire RC delay	l^2t_{wu}	$S^2D_c^2$	between SD_c^2 , $S^2D_c^2$		
Repeated wire delay		1	-		

Parameter	Sensitivity		Constant Thickness		
S	caling Parameters		-		
Width: w			1/ <i>S</i>		
Spacing: s			1/ <i>S</i>		
Thickness: t		1/S	1		
Interlayer oxide height: h			1/S		
Local/Scaled Interconnect Characteri	stics		•		
Length: /		1/S			
Unrepeated wire RC delay	l^2t_{wu}	1	between $1/S$, 1		
Repeated wire delay	lt_{wr}	$\sqrt{1/S}$	between $1/S$, $\sqrt{1/S}$		
Global Interconnect Characteristics					
Length: /			D_{ϵ}		
Unrepeated wire RC delay	l^2t_{wu}	$S^2D_c^2$	between SD_c^2 , $S^2D_c^2$		
Repeated wire delay	lt _{wr}	$D_c \sqrt{S}$	between D $D_c \sqrt{S}$		

Observations

- · Capacitance per micron is remaining constant
 - About 0.2 fF/μm
 - Roughly 1/10 of gate capacitance
- · Local wires are getting faster
 - Not quite tracking transistor improvement
 - But not a major problem
- Global wires are getting slower
 - No longer possible to cross chip in one cycle

ITRS

- Semiconductor Industry Association forecast
 - Intl. Technology Roadmap for Semiconductors


Table 4.17 Predictions from the 2002 ITRS							
Year	2001	2004	2007	2010	2013	2016	
Feature size (nm)	130	90	65	45	32	22	
$V_{DD}\left(\mathbf{V}\right)$	1.1-1.2	1-1.2	0.7-1.1	0.6-1.0	0.5-0.9	0.4-0.9	
Millions of transistors/die	193	385	773	1564	3092	6184	
Wiring levels	8-10	9–13	10–14	10–14	11–15	11-15	
Intermediate wire pitch (nm)	450	275	195	135	95	65	
Interconnect dielectric constant	3–3.6	2.6-3.1	2.3-2.7	2.1	1.9	1.8	
I/O signals	1024	1024	1024	1280	1408	1472	
Clock rate (MHz)	1684	3990	6739	11511	19348	28751	
FO4 delays/cycle	13.7	8.4	6.8	5.8	4.8	4.7	
Maximum power (W)	130	160	190	218	251	288	
DRAM capacity (Gbits)	0.5	1	4	8	32	64	

Scaling Implications

- Improved Performance
- Improved Cost
- · Interconnect Woes
- Power Woes
- Productivity Challenges
- Physical Limits

Cost Improvement


- In 2003, \$0.01 bought you 100,000 transistors
 - Moore's Law is still going strong



Interconnect Woes


- SIA made a gloomy forecast in 1997
 - Delay would reach minimum at 250 180 nm, then get worse because of wires

· But...




Interconnect Woes

- SIA made a gloomy forecast in 1997
 - Delay would reach minimum at 250 180 nm, then get worse because of wires
- But...
 - Misleading scale
 - Global wires
- 100 kgate blocks o (ps)




Reachable Radius

- We can't send a signal across a large fast chip in one cycle anymore
- · But the microarchitect can plan around this
 - Just as off-chip memory latencies were tolerated




Dynamic Power

- Intel VP Patrick Gelsinger (ISSCC 2001)
 - If scaling continues at present pace, by 2005, high speed processors would have power density of nuclear reactor, by 2010, a rocket nozzle, and by 2015, surface of sun.
 - "Business as usual will not work in the future."
- Intel stock dropped 8% on the next day
- But attention to power is increasing



Static Power

- V_{DD} decreases
 - Save dynamic power
 - Protect thin gate oxides and short channels
 - No point in high value because of velocity sat.
- V_t must decrease to maintain device performance
- But this causes exponential increase in OFF leakage
- Major future challenge



Productivity

- Transistor count is increasing faster than designer productivity (gates / week)
 - Bigger design teams
 - Up to 500 for a high-end microprocessor
 - More expensive design cost
 - Pressure to raise productivity
 - Rely on synthesis, IP blocks
 - Need for good engineering managers

Physical Limits

- Will Moore's Law run out of steam?
 - Can't build transistors smaller than an atom...
- Many reasons have been predicted for end of scaling
 - Dynamic power
 - Subthreshold leakage, tunneling
 - Short channel effects
 - Fabrication costs
 - Electromigration
 - Interconnect delay
- Rumors of demise have been exaggerated

VLSI Economics

- Selling price S_{total}
 - $S_{\text{total}} = C_{\text{total}} / (1-m)$
- m = profit margin
- C_{total} = total cost
 - Nonrecurring engineering cost (NRE)
 - Recurring cost
 - Fixed cost

NRE

- Engineering cost
 - Depends on size of design team
 - Include benefits, training, computers
 - CAD tools:
 - Digital front end: \$10K
 - Analog front end: \$100K
 - · Digital back end: \$1M
- Prototype manufacturing
 - Mask costs: \$500k 1M in 130 nm process
 - Test fixture and package tooling

Recurring Costs

- Fabrication
 - Wafer cost / (Dice per wafer * Yield)
 - Wafer cost: \$500 \$3000
 - Dice per wafer: $N = \pi \left[\frac{r^2}{A} \frac{2r}{\sqrt{2A}} \right]$
 - Yield: $Y = e^{-AD}$
 - For small A, Y \approx 1, cost proportional to area
 - For large A, $Y \rightarrow 0$, cost increases exponentially
- Packaging
- Test

Fixed Costs

- Data sheets and application notes
- Marketing and advertising
- Yield analysis

Example

- You want to start a company to build a wireless communications chip. How much venture capital must you raise?
- Because you are smarter than everyone else, you can get away with a small team in just two years:
 - Seven digital designers
 - Three analog designers
 - Five support personnel

Solution

- Digital designers:
 - salary
 - overhead
 - computer
 - CAD tools
 - Total:
- Analog designers
 - salary
 - overhead
 - computer
 - CAD tools
 - Total:

- Support staff
 - salary
 - overhead
 - computer
 - Total:
- Fabrication
 - Back-end tools:
 - Masks:
 - Total:
- Summary

Solution

Digital designers:

- \$70k salary
- \$30k overhead
- \$10k computer
- \$10k CAD tools
- Total: \$120k * 7 = \$840k

Analog designers

- \$100k salary
- \$30k overhead
- \$10k computer
- \$100k CAD tools
- Total: \$240k * 3 = \$720k

Support staff

- \$45k salary
- \$20k overhead
- \$5k computer
- Total: \$70k * 5 = \$350k

Fabrication


- Back-end tools: \$1M
- Masks: \$1M
- Total: \$2M / year

Summary

- 2 years @ \$3.91M / year
- \$8M design & prototype

Cost Breakdown

- New chip design is fairly capital-intensive
- · Maybe you can do it for less?



For next time

- Suggest to keep forging ahead:
 - Theoretical input to your project?
 - Website update?
 - Schedule?
- Simulation Lab on Thursday
- Prepare 1 slide "update" for next time
- For today:
 - Informal verbal report
 - Any key questions/issues?
 - (3-5 min. max)

